summaryrefslogtreecommitdiff
path: root/src/cpu/intel/slot_1
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2020-10-15 13:57:52 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-11-10 06:17:24 +0000
commit94fe086a067ad635246f40a339748182ef7b943e (patch)
tree0ba1826a8fce05c3ef8412c5a07a7f1f8259b460 /src/cpu/intel/slot_1
parenta3ac82092f0d991ad4393f0d31b689760be8338e (diff)
sec/intel/cbnt: Stitch in ACMs in the coreboot image
Actual support CBnT will be added later on. Change-Id: Icc35c5e6c74d002efee43cc05ecc8023e00631e0 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46456 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel/slot_1')
0 files changed, 0 insertions, 0 deletions