summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_f0x
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2015-12-04 08:42:36 -0700
committerMartin Roth <martinroth@google.com>2015-12-29 18:23:03 +0100
commit173fe0732b262a6c3e2b91ca7fe341a50d01f3f8 (patch)
treeb60e0b7f14ceadcef2200b1ffb7aae18431be724 /src/cpu/intel/model_f0x
parent62c0276f94ca7a02f802df2611c8c567fbcfa809 (diff)
MAINTAINERS: Designate Intel maintainer for FSP 1.0 Ivy Bridge
After several internal discussions, teams at Intel with stakes in coreboot have decided to each assign one or more maintainers. These maintainers can be expected to provide a point of contact for assistance with technical (code-related) issues, testing on real hardware, and making sure that their FSP-related areas continue to function with upstream coreboot. They understand that the inclusion of their information in the MAINTAINERS file does not give them any extra power over their areas. At the same time, nobody expects any community process to change. The one expectation is that reasonable efforts be made to contact these maintainers when making fundamental changes to their areas, or when discussing code removal. Change-Id: I33d95db12d9e394360a207c8fbcfbc15723115c6 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/12642 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: York Yang <york.yang@intel.com>
Diffstat (limited to 'src/cpu/intel/model_f0x')
0 files changed, 0 insertions, 0 deletions