summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_6fx
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2022-02-02 18:34:58 +0100
committerFelix Singer <felixsinger@posteo.net>2022-07-17 18:57:54 +0000
commit6c42fa20f60456dce677674d6a91c542ab00faa7 (patch)
treee82188c72b791d6de63da94ccd3642c3dbd72be7 /src/cpu/intel/model_6fx
parentf5517848308f93b53dd28c1e8ffed40709074a86 (diff)
cpu: Get rid of unnecessary blank line {before,after} barce
Change-Id: I9b710d279da6db9125519f58ecba109a4d9fa8e3 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/61554 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
Diffstat (limited to 'src/cpu/intel/model_6fx')
-rw-r--r--src/cpu/intel/model_6fx/model_6fx_init.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/model_6fx/model_6fx_init.c b/src/cpu/intel/model_6fx/model_6fx_init.c
index a481a674f6..ff64ab18e4 100644
--- a/src/cpu/intel/model_6fx/model_6fx_init.c
+++ b/src/cpu/intel/model_6fx/model_6fx_init.c
@@ -89,7 +89,6 @@ static void configure_misc(void)
msr = rdmsr(IA32_PECI_CTL);
msr.lo |= 1;
wrmsr(IA32_PECI_CTL, msr);
-
}
#define PIC_SENS_CFG 0x1aa