summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_6ex
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-23 06:24:41 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-26 20:59:52 +0000
commitc73178892902f43f74ad29d65e1ce8775c2d800e (patch)
treeb45a324c3aa99981f3eea472f31bba5248760691 /src/cpu/intel/model_6ex
parent8dcccea8e4c00322ff4099797b37b310778de493 (diff)
cpu,soc/intel: Drop select SMP
Implicitly selected with MAX_CPUS != 1. Change-Id: I4ac3e30e9f96cd52244b4bae73bafce0564d41e0 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42091 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/cpu/intel/model_6ex')
-rw-r--r--src/cpu/intel/model_6ex/Kconfig1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/model_6ex/Kconfig b/src/cpu/intel/model_6ex/Kconfig
index 3af52722f3..ed2dce8977 100644
--- a/src/cpu/intel/model_6ex/Kconfig
+++ b/src/cpu/intel/model_6ex/Kconfig
@@ -4,7 +4,6 @@ config CPU_INTEL_MODEL_6EX
select ARCH_VERSTAGE_X86_32
select ARCH_ROMSTAGE_X86_32
select ARCH_RAMSTAGE_X86_32
- select SMP
select SSE2
select UDELAY_TSC
select TSC_MONOTONIC_TIMER