summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
diff options
context:
space:
mode:
authorChen-Tsung Hsieh <chentsung@chromium.org>2021-09-06 12:58:39 +0800
committerFelix Held <felix-coreboot@felixheld.de>2021-09-08 10:16:53 +0000
commit229e6bc95f177c78aa9a96e94708ba5d186186eb (patch)
treec455282cd7bfed555eb09d17c01c6f4597e97de1 /src/cpu/intel/haswell
parentf88b90f6a9031ddf28c041628534efbfce01a39f (diff)
mb/google/cherry: Fix incorrect timestamps in eventlog
The eventlog requires RTC to provide correct timestamps, so we have to turn on the config and add the common drivers. BUG=b:199003609 TEST=check timestamp in 'mosys eventlog list' BRANCH=none Signed-off-by: Chen-Tsung Hsieh <chentsung@chromium.org> Change-Id: Ia382cd023fcbfdf2c1efeb7b32c0b99feb71effa Reviewed-on: https://review.coreboot.org/c/coreboot/+/57403 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/cpu/intel/haswell')
0 files changed, 0 insertions, 0 deletions