aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/haswell.h
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-21 21:08:28 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-07-23 19:09:49 +0200
commitb37d01d3093d45528b1447d792d88f85607595ca (patch)
tree9f0479e4cf998d77ad54a7339769908c6c8d58f1 /src/cpu/intel/haswell/haswell.h
parenta38677b6646fae7284d08fef706a77478c38c547 (diff)
intel/haswell: Add asmlinkage for romstage_after_car()
Change-Id: Ib3c973d2e89d4c25c3bf1e52662fbfcb4b1e4355 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15789 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel/haswell/haswell.h')
-rw-r--r--src/cpu/intel/haswell/haswell.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/haswell/haswell.h b/src/cpu/intel/haswell/haswell.h
index 8298fb1699..41cd5ba684 100644
--- a/src/cpu/intel/haswell/haswell.h
+++ b/src/cpu/intel/haswell/haswell.h
@@ -183,7 +183,7 @@ void romstage_common(const struct romstage_params *params);
void * asmlinkage romstage_main(unsigned long bist);
/* romstage_after_car() is the C function called after cache-as-ram has
* been torn down. It is responsible for loading the ramstage. */
-void romstage_after_car(void);
+void asmlinkage romstage_after_car(void);
#endif
#ifdef __SMM__