summaryrefslogtreecommitdiff
path: root/src/arch/x86/wakeup.S
diff options
context:
space:
mode:
authorBora Guvendik <bora.guvendik@intel.com>2024-03-18 13:38:28 -0700
committerJérémy Compostella <jeremy.compostella@intel.com>2024-03-19 15:03:18 +0000
commitde37be8a1afd3ce676142bf75b975cc6e4f26dcd (patch)
treeb7fe0df14f3d30ec10b769fa92df776f726b96c6 /src/arch/x86/wakeup.S
parenta7fbef4c19d596f759c50c5790dd6da9fe7dc658 (diff)
cpu/x86: Use correct config flag for 1GiB page table
The commit below uses USE_1G_PAGETABLES config flag instead of the correct USE_1G_PAGES_TLB. "commit ecbc243a45de3b7894e2fe6c8e22b5d07172274b ("cpu/x86: Add 1GiB pages for memory access up to 512GiB")" Signed-off-by: Bora Guvendik <bora.guvendik@intel.com> Change-Id: Ic19812bc1f90cbe7d3739c42a0314b3650e0501d Reviewed-on: https://review.coreboot.org/c/coreboot/+/81343 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
Diffstat (limited to 'src/arch/x86/wakeup.S')
0 files changed, 0 insertions, 0 deletions