summaryrefslogtreecommitdiff
path: root/src/arch/x86/c_start.S
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2020-08-28 02:09:29 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-08-31 06:43:05 +0000
commitbbed4d9ff0adf1914cf0af15dd430a7c91f638bd (patch)
treecbe4ea199d428eb58428afffccf68876fb4a1b98 /src/arch/x86/c_start.S
parentd555d6a88cf733f9f5a0a24694691a6901a81c73 (diff)
mb/amd/mandolin: move PCIe GPP clock setting to devicetree
Checked with the schematics that all PCIe clocks have a corresponding clock enable pin. BUG=b:149970243 BRANCH=zork Change-Id: If96cdf95e213682217e46a98fc69c5c2ef4a148d Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44892 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/x86/c_start.S')
0 files changed, 0 insertions, 0 deletions