summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-04-20 22:38:50 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-04-21 22:12:36 +0000
commit5dea8271b6e3394c414e4d00398dfcda800e7da8 (patch)
treeb740dfdd4508b5f3f0ee79e9c162f299b9190901 /src/arch/riscv
parentb5c2350145c8e757e60df8b5158d0e2e8307d37d (diff)
soc/amd/picasso/chip.h: improve comments on downcore_mode
Clarify that the downcoring is about deactivating physical cores. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Ib8a9d1cedff995c507c3be72e7665953e1659238 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52554 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv')
0 files changed, 0 insertions, 0 deletions