summaryrefslogtreecommitdiff
path: root/src/arch/riscv/trap_util.S
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-11-28 12:18:54 +0100
committerDuncan Laurie <dlaurie@chromium.org>2018-11-30 21:52:21 +0000
commitcf80cda7ce088366c7320d4425298ff834fa8cf3 (patch)
tree879a63d1ea0fec1ed33485ea07055964c89b5415 /src/arch/riscv/trap_util.S
parent04008a9c14c086c6a2e9f7ba89c3363713d90689 (diff)
cpu/intel/fsp_model_406dx: Rework acpi/cpu.asl
Use acpigen_write_processor_cnot to implement notifications to the CPU. Change-Id: I00d15d0640a37f89ffd5cc87b89d5ba11fecb9ed Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/29887 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-by: David Guckian Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/trap_util.S')
0 files changed, 0 insertions, 0 deletions