summaryrefslogtreecommitdiff
path: root/src/arch/riscv/include
diff options
context:
space:
mode:
authorFelix Held <felix.held@amd.corp-partner.google.com>2020-05-20 01:42:40 +0200
committerFelix Held <felix-coreboot@felixheld.de>2020-05-24 04:55:41 +0000
commitf309204c534d5af1e8e40d4145e82e9229c7d4ee (patch)
tree80633e38d8bb44ad2b54a51f8488e4cfa34965ed /src/arch/riscv/include
parentacf80f287f75c7a39702358d5ad886e9b646b68b (diff)
soc/amd/picasso/include/cpu: add Raven1 CPUID
Change-Id: Iaf848a68dc50c2af1e32b996f09296aaea935459 Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41628 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Raul Rangel <rrangel@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/include')
0 files changed, 0 insertions, 0 deletions