summaryrefslogtreecommitdiff
path: root/src/arch/riscv/boot.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-29 00:18:11 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-01-21 11:27:07 +0000
commit8e6f162cc0e8758d2d8853ece1b2d8a31e9bf313 (patch)
tree3823f09e159456d53e7cfcd15539239c6835a786 /src/arch/riscv/boot.c
parente78e90918057a0d32a73b066c0eb2138229cc287 (diff)
cpu/intel/haswell: Add s0ix support
Backport Broadwell's s0ix support to Haswell in preparation to unify both platforms' CPU code. Note that only ULT variants support s0ix. This option is currently unused, but will be put to use in subsequent commits, when switching Broadwell mainboards to use Haswell's CPU code. Tested with BUILD_TIMELESS=1, Asrock B85M Pro4 remains identical. Change-Id: I91c6f937c09c9254a6f698f3a6fb6366364e3b2b Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46924 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/riscv/boot.c')
0 files changed, 0 insertions, 0 deletions