aboutsummaryrefslogtreecommitdiff
path: root/src/arch/riscv/boot.c
diff options
context:
space:
mode:
authorXiang Wang <wxjstz@126.com>2018-10-11 17:42:49 +0800
committerPatrick Georgi <pgeorgi@google.com>2018-11-05 09:03:50 +0000
commit26f725efc235b282e20aa678f8e683a014920b71 (patch)
tree3cab86c6a9218f727e321fcd93fb126a26097089 /src/arch/riscv/boot.c
parent7c9540ea1d46a776ec92b58f99074f51b430f9bb (diff)
riscv: add support to block smp in each stage
Each stage performs some basic initialization (stack, HLS etc) and then call smp_pause to enter the single-threaded state. The main work of each stage is executed in a single-threaded state, and the multi-threaded state is restored by call smp_resume while booting the next stage. Change-Id: I8d508c3d0f65a022010e74f8edad7ad2cfdc7dee Signed-off-by: Xiang Wang <wxjstz@126.com> Reviewed-on: https://review.coreboot.org/29024 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-by: Philipp Hug <philipp@hug.cx>
Diffstat (limited to 'src/arch/riscv/boot.c')
-rw-r--r--src/arch/riscv/boot.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/src/arch/riscv/boot.c b/src/arch/riscv/boot.c
index e1dc61955b..04fba07234 100644
--- a/src/arch/riscv/boot.c
+++ b/src/arch/riscv/boot.c
@@ -19,6 +19,7 @@
#include <arch/encoding.h>
#include <rules.h>
#include <console/console.h>
+#include <arch/smp/smp.h>
/*
* A pointer to the Flattened Device Tree passed to coreboot by the boot ROM.
@@ -28,7 +29,7 @@
*/
const void *rom_fdt;
-void arch_prog_run(struct prog *prog)
+static void do_arch_prog_run(struct prog *prog)
{
void (*doit)(void *) = prog_entry(prog);
void riscvpayload(const void *fdt, void *payload);
@@ -48,3 +49,8 @@ void arch_prog_run(struct prog *prog)
doit(prog_entry_arg(prog));
}
+
+void arch_prog_run(struct prog *prog)
+{
+ smp_resume((void (*)(void *))do_arch_prog_run, prog);
+}