summaryrefslogtreecommitdiff
path: root/src/arch/arm
diff options
context:
space:
mode:
authorAlexander Goncharov <chat@joursoir.net>2023-02-04 15:20:37 +0400
committerElyes Haouas <ehaouas@noos.fr>2023-02-07 04:37:31 +0000
commit893c3ae892961facc9be8bd300160222e694ab34 (patch)
treeec628a8f9371fe96b783c7bf11dee59d065c0df5 /src/arch/arm
parentdb4b71ff10b48624a1a0b76e3255bd206ef921d5 (diff)
tree: Drop repeated words
Found-by: linter Change-Id: I7c6d0887a45fdb4b6de294770a7fdd5545a9479b Signed-off-by: Alexander Goncharov <chat@joursoir.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/72795 Reviewed-by: Nicholas Chin <nic.c3.14@gmail.com> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Erik van den Bogaert <ebogaert@eltan.com> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/arm')
-rw-r--r--src/arch/arm/include/armv7/arch/cache.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/arm/include/armv7/arch/cache.h b/src/arch/arm/include/armv7/arch/cache.h
index e332c31663..f10b8a0367 100644
--- a/src/arch/arm/include/armv7/arch/cache.h
+++ b/src/arch/arm/include/armv7/arch/cache.h
@@ -192,7 +192,7 @@ static inline uint32_t read_clidr(void)
return val;
}
-/* read cache size ID register register (CCSIDR) */
+/* read cache size ID register (CCSIDR) */
static inline uint32_t read_ccsidr(void)
{
uint32_t val = 0;