summaryrefslogtreecommitdiff
path: root/src/arch/arm64/arch_timer.c
diff options
context:
space:
mode:
authorKapil Porwal <kapilporwal@google.com>2024-06-17 11:32:58 +0000
committerFelix Held <felix-coreboot@felixheld.de>2024-06-21 15:17:12 +0000
commit53e5d1f553645bdd929f3dfa9d4b02800b46f2df (patch)
tree750820461c654276921c5cf066d5d85776eaa255 /src/arch/arm64/arch_timer.c
parent2a84b8334970fb22b4b32ff0d638092fc81fbc12 (diff)
soc/intel/cmn/block/cse: Create CBMEM entries for payload to fill with CSE info
Currently, the payload cannot create new CBMEM entries as there is no such infrastructure available. The Intel CSE driver in the payload needs below CBMEM entries - 1. CBMEM_ID_CSE_INFO to - a. Avoid reading ISH firmware version on consecutive boots. b. Track state of PSR data during CSE downgrade operation. 2. CBMEM_ID_CSE_BP_INFO to avoid reading CSE boot partition information on consecutive boots. The idea here is to create required CBMEM entries in coreboot so that later they can be consumed by the payload. BUG=b:305898363 TEST=Store CSE version info in CBMEM area in depthcharge on Screebo Signed-off-by: Kapil Porwal <kapilporwal@google.com> Change-Id: I9561884f7b9f24d9533d2c433b4f6d062c9b1585 Reviewed-on: https://review.coreboot.org/c/coreboot/+/83103 Reviewed-by: Subrata Banik <subratabanik@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/arch/arm64/arch_timer.c')
0 files changed, 0 insertions, 0 deletions