summaryrefslogtreecommitdiff
path: root/src/arch/arm/id.S
diff options
context:
space:
mode:
authorhuang lin <hl@rock-chips.com>2014-09-19 14:51:52 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-04-10 20:50:53 +0200
commit40f558e8f4f77ab70a8a2eb9bdfa850e362cb553 (patch)
tree6ef4fd3fca8bbf8f0e07070b224ba29dccec8021 /src/arch/arm/id.S
parent1c8f2a6f968bec72a7060ba264f44fbea96d68e9 (diff)
rockchip: support display
Implement VOP and eDP drivers, vop and edp clock configuration, framebuffer allocation and display configuration logic. The eDP driver reads panel EDID to determine panel dimensions and the pixel clock used by the VOP. The pixel clock is generating using the NPLL. BUG=chrome-os-partner:31897 TEST=Booted Veyron Pinky and display normal BRANCH=None Change-Id: I01b5c347a3433a108806aec61aa3a875cab8c129 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: e4f863b0b57f2f5293ea8015db86cf7f8acc5853 Original-Change-Id: I61214f55e96bc1dcda9b0f700e5db11e49e5e533 Original-Signed-off-by: huang lin <hl@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/219050 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: http://review.coreboot.org/9553 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/arch/arm/id.S')
0 files changed, 0 insertions, 0 deletions