diff options
| author | Sean Rhodes <sean@starlabs.systems> | 2023-05-03 21:15:24 +0100 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-05-11 16:54:13 +0000 |
| commit | 3b56cffa8a5508db3e36c84ae5142e471d1d8046 (patch) | |
| tree | 1304f7cb18348c225646b1c337bd92c60f160f02 /src/acpi | |
| parent | 8bf53c01620deeace3640b831d42d67f1d10e21b (diff) | |
soc/intel/apollolake: Only use 8 bits for afterg3
In GEN_PMCON1 (Offset 1020h), Bit 0 is the "After G3 Enable" (ag3e)
(source Intel document #569262). Only use 8 bits, in the same way as
most other Intel SOCs do, for pmc_soc_set_afterg3_en.
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Change-Id: Idb290d1480b03cb3425edc6ff29b9c78a6545df1
Reviewed-on: https://review.coreboot.org/c/coreboot/+/74955
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/acpi')
0 files changed, 0 insertions, 0 deletions