summaryrefslogtreecommitdiff
path: root/payloads/libpayload/include/x86/arch/cache.h
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2018-12-17 12:25:50 +0100
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2018-12-19 15:38:29 +0000
commit817994c1bec48733679c34fe717a07ad81af18ac (patch)
tree003cc3eaff0d360a3b8242a61494e2af6086bf9b /payloads/libpayload/include/x86/arch/cache.h
parent990c84db9d0d4ce1968164d2fcc642a0e2554b68 (diff)
mb/ocp/wedge100s/romstage: Workaround broken platform state
Sometimes the platform boots in an invalid state, that will cause FSP-M to fail. As a board_reset() doesn't fix it, issue an full_reset() as soon as the IA32_FEATURE_CONTROL MSR is locked at beging of romstage. Tested on wedge100s. After full reset the system behaves as normal. Change-Id: I1a382b8fb650311b0c24b48e0986d22edfa2d261 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/30290 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'payloads/libpayload/include/x86/arch/cache.h')
0 files changed, 0 insertions, 0 deletions