diff options
author | Ashish Kumar Mishra <ashish.k.mishra@intel.com> | 2024-04-24 16:49:18 +0530 |
---|---|---|
committer | Angel Pons <th3fanbus@gmail.com> | 2024-05-06 09:47:56 +0000 |
commit | 2de0e8762225265fcf5b72b9d2b9b291f57af50c (patch) | |
tree | ff24b2f884e5f648d5fd0786e27ceb7a8f9dcb14 /configs/config.protectli_vp4630_vp4650 | |
parent | 7da138dd10e558bcdf1ce2bacd081191d6ec7cce (diff) |
block/fast_spi: Use read32p/write32p for SPI RW
The current fast_spi code uses memcpy for rw. The SPI flash read/write
has 4 byte limit, due to which the current 64 bit memcpy doesn't work.
Hence update rw ops to use read32p/write32p.
BUG=b:242829490
TEST=Verified MRC cache working on MTL 64-bit, future 64 bit platforms
and RPL(brox/skolas) 32-bit platforms.
Change-Id: I317c7160bf192dd2aeacebf6029a809bc97f3420
Signed-off-by: Ashish Kumar Mishra <ashish.k.mishra@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82079
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'configs/config.protectli_vp4630_vp4650')
0 files changed, 0 insertions, 0 deletions