diff options
| author | Michael Niewöhner <foss@mniewoehner.de> | 2019-11-18 19:51:57 +0100 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-11-19 12:56:10 +0000 |
| commit | a9112169267b209e72d5cf274fddb53f5febd7d2 (patch) | |
| tree | 014c8b7c436e7d622cf9d31c47fb0207f3abc95d /Documentation/soc/intel/icelake | |
| parent | 6098da9ea81067b91e67793aac05bc534edd5c3b (diff) | |
docs: intel fsp: add memory retraining bug on SPS systems
FSP2.0 forces MRC retraining on cold boot on Intel SPS systems.
Change-Id: I3ce812309b46bdb580557916a775043fda63667f
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36935
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'Documentation/soc/intel/icelake')
0 files changed, 0 insertions, 0 deletions