diff options
| author | Tom Hiller <thrilleratplay@gmail.com> | 2018-08-27 00:02:18 -0400 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2018-09-21 14:08:47 +0000 |
| commit | 3a7e7c1998b8afbd99161146569f7354f0dd7c70 (patch) | |
| tree | 100e8c16bafcfdc4d526f95b286c6d35ea7c4dc7 /Documentation/northbridge/intel/sandybridge/nri_registers.md | |
| parent | 62bafca159e44b5e9b1782c03eb4021d06fc2845 (diff) | |
Documentation: fix sphinx warnings
Fix warning from list in table cells for nri_registers.md
Change-Id: I2b77ad266d1c5f693536e161f96f3db19832989c
Signed-off-by: Tom Hiller <thrilleratplay@gmail.com>
Reviewed-on: https://review.coreboot.org/28354
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'Documentation/northbridge/intel/sandybridge/nri_registers.md')
| -rw-r--r-- | Documentation/northbridge/intel/sandybridge/nri_registers.md | 42 |
1 files changed, 42 insertions, 0 deletions
diff --git a/Documentation/northbridge/intel/sandybridge/nri_registers.md b/Documentation/northbridge/intel/sandybridge/nri_registers.md index aa16644b17..8f85629061 100644 --- a/Documentation/northbridge/intel/sandybridge/nri_registers.md +++ b/Documentation/northbridge/intel/sandybridge/nri_registers.md @@ -1522,13 +1522,20 @@ Please handle with care ! | 24:27| tWR | +-----------+------------------------------------------------------------------+ | 29 | Command 3-state options | +| | | | | - 0: Drive when channel is active, tri-state when inactive, | +| | | | | - 1: Always drive command bus | +| | | +-----------+------------------------------------------------------------------+ | 30:31| CMD stretch, | +| | | | | - 00b: 1N, | +| | | | | - 10b: 2N, | +| | | | | - 11b: 3N | +| | | +-----------+------------------------------------------------------------------+ ``` @@ -1896,14 +1903,23 @@ Please handle with care ! | | plus burst length. | +-----------+------------------------------------------------------------------+ | 8:10| PDWN_mode, selects the mode of power-down: | +| | | | | - 0x0: No power down, | +| | | | | - 0x1: APD, | +| | | | | - 0x2: PPD, | +| | | | | - 0x3: APD+PPD, | +| | | | | - 0x4: Reserved, | +| | | | | - 0x5: Reserved, | +| | | | | - 0x6: PPD-DLLoff, | +| | | | | - 0x7: APD+PPD+DLLof | +| | | +-----------+------------------------------------------------------------------+ ``` @@ -1973,19 +1989,31 @@ Please handle with care ! | Bit | Description | +===========+==================================================================+ | 0:1| CH_A, defines the largest channel. | +| | | | | - 00b: Channel 0, | +| | | | | - 01b: Channel 1, | +| | | | | - 10b: Channel 2 | +| | | +-----------+------------------------------------------------------------------+ | 2:3| CH_B, defines the mid-size channel. | +| | | | | - 00b: Channel 0, | +| | | | | - 01b: Channel 1, | +| | | | | - 10b: Channel 2 | +| | | +-----------+------------------------------------------------------------------+ | 2:3| CH_C, defines the smallest channel. | +| | | | | - 00b: Channel 0, | +| | | | | - 01b: Channel 1, | +| | | | | - 10b: Channel 2, CH_C is 10 if only 2 channels are supported | +| | | +-----------+------------------------------------------------------------------+ ``` @@ -2002,8 +2030,11 @@ Please handle with care ! | 0:7| DIMMA size in 256 MB multiples | +-----------+------------------------------------------------------------------+ | 16 | DIMM A select (DAS) Slot to DIMM mapping, | +| | | | | - 0: DIMMA, DIMMB, | +| | | | | - 1: DIMMB, DIMMA | +| | | +-----------+------------------------------------------------------------------+ | 17 | DIMM A number of ranks | +-----------+------------------------------------------------------------------+ @@ -2025,9 +2056,13 @@ Please handle with care ! | | 20-27 to use for high rank interleave | +-----------+------------------------------------------------------------------+ | 24:25| ECC, | +| | | | | - 00b: No ECC active, | +| | | | | - 01b: ECC is active on IO, | +| | | | | - 11b: ECC is active on both IO and ECC logic | +| | | +-----------+------------------------------------------------------------------+ ``` @@ -2121,7 +2156,9 @@ Please handle with care ! | Bit | Description | +===========+==================================================================+ | 0:31| Inject error when ECC_inj_Addr_Compare[31:0] = | +| | | | | ADDR[37:6] && ECC_Inj_Addr_Mask[31:0] | +| | | +-----------+------------------------------------------------------------------+ ``` @@ -2138,7 +2175,9 @@ Please handle with care ! | 0:7| Selected multiplier: 100Mhz [7,12], 133Mhz [3,19] | +-----------+------------------------------------------------------------------+ | 8 | - 1: 100Mhz reference clock (Ivy Bridge only) | +| | | | | - 0: 133Mhz reference clock | +| | | +-----------+------------------------------------------------------------------+ | 31 | PLL busy | +-----------+------------------------------------------------------------------+ @@ -2155,8 +2194,11 @@ Please handle with care ! | Bit | Description | +===========+==================================================================+ | 0:7| Active multiplier: | +| | | | | - 100Mhz [7,12], | +| | | | | - 133Mhz [3,19] | +| | | +-----------+------------------------------------------------------------------+ ``` |