summaryrefslogtreecommitdiff
path: root/Documentation/mainboard/purism/librem_mini_flash.jpg
diff options
context:
space:
mode:
authorTan, Lean Sheng <lean.sheng.tan@intel.com>2020-08-25 18:43:25 -0700
committerSubrata Banik <subrata.banik@intel.com>2020-08-31 12:37:11 +0000
commitcecd7af95964f84e024013e27c9e8df465737ebc (patch)
treeca43903a13515e064255aaa34d509687c1ad8c6e /Documentation/mainboard/purism/librem_mini_flash.jpg
parent4ce4afa9d99805dd296d991ffb85b3f68c347b02 (diff)
soc/intel/elkhartlake/romstage: Do initial SoC commit till romstage
Clone entirely from Jasperlake List of changes on top off initial jasperlake clone 1. Replace "Jasperlake" with "Elkhartlake" 2. Replace "jsl" with "ehl" 3. Rename structure based on Jasperlake with Elkhartlake 4. Clean up upd override in fsp_params.c, will be added later 5. Temporarily remove _weak attributes in fsp_param & romstage.c 6. Add required headers into include/soc/ from jasperlake directory Signed-off-by: Tan, Lean Sheng <lean.sheng.tan@intel.com> Change-Id: If2bbe0b8a12bb78b3650f9d0a60f002f7eacb513 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44801 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Diffstat (limited to 'Documentation/mainboard/purism/librem_mini_flash.jpg')
0 files changed, 0 insertions, 0 deletions