summaryrefslogtreecommitdiff
path: root/Documentation/mainboard/pcengines/apu1.md
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2023-06-27 09:21:37 -0700
committerSubrata Banik <subratabanik@google.com>2023-06-28 16:46:17 +0000
commitdc69b15ed7e7fb89e52d9abec104c54e26bd1456 (patch)
treefa4dd308bc8a43ff30603be23318608f70a3a97e /Documentation/mainboard/pcengines/apu1.md
parent854de98d648f5b9526bd3fef5cee3b507eb65839 (diff)
mb/google/rex: Avoid boot hang due to missing SOC/IOE SRAM device
The SOC/IOE SRAM device is used to store crash logs. Previously, the crashlog enablement was hardcoded in the baseboard.common module. This commit moves the crashlog enablement logic to the baseboard module, so that it can be enabled or disabled based on the specific baseboard. Additionally, the SOC/IOE SRAM is now enabled by default in the baseboard devicetree.cb file. This prevents the system from hanging if the SOC/IOE SRAM device is not present. BUG=b:262501347 TEST=Able to build and boot google/screebo with this patch. w/o this patch: [ERROR]  SOC SRAM device not found! [ERROR]  IOE SRAM base not valid Change-Id: I02d581e5b62cfa114a3761a9704ad9f24dead8aa Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/76134 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Diffstat (limited to 'Documentation/mainboard/pcengines/apu1.md')
0 files changed, 0 insertions, 0 deletions