diff options
author | John Su <john_su@compal.corp-partner.google.com> | 2023-03-06 16:44:58 +0800 |
---|---|---|
committer | Felix Held <felix-coreboot@felixheld.de> | 2023-03-10 13:46:26 +0000 |
commit | 06a4cb437ca178da04cf056fb56842e21d3c554e (patch) | |
tree | 64d1f5ff904eef0e58cdd8fd3dd435ef110c24a3 /Documentation/coreboot_logo.bmp | |
parent | b78c09ee7d3f81c4bb9fc367e9d9ef92faf33079 (diff) |
spd/lp5: Add 2 Micron memory parts
Add Micron memory part MT62F1G32D2DS-023 and MT62F2G32D4DS-023 to LP5
global list. Attributes are derived from CCM005-1974498342-145. Also,
regenerate the SPD files for the SoC.
BUG=b:271188237
TEST=util/spd_tools/bin/spd_gen spd/lp5/memory_parts.json lp5
Change-Id: I6675a68b7a515bd6d21db3ea2da762b06dee017a
Signed-off-by: John Su <john_su@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73489
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Diffstat (limited to 'Documentation/coreboot_logo.bmp')
0 files changed, 0 insertions, 0 deletions