diff options
| author | Naresh G Solanki <naresh.solanki@intel.com> | 2017-07-19 17:14:33 +0530 |
|---|---|---|
| committer | Duncan Laurie <dlaurie@chromium.org> | 2017-07-20 05:01:14 +0000 |
| commit | 14deaeec6177cea2829dff977ea67d74ed4aca19 (patch) | |
| tree | c8eaaea12dd5ad6f74d6995c44e868e391b03bbf /Documentation/corebootBuildingGuide.tex | |
| parent | 05a2b1aacdc9f8c47d6e0f857a0429b54816ca48 (diff) | |
intel/common/block/i2c: Fix clock programming of i2c
When configuring i2c frequency to I2C_SPEED_FAST_PLUS, observed frequency
was I2C_SPEED_FAST.
This was due to incorrect register programming.
TEST= Build for Soraka, I2C frequency during firmware execution was
I2C_SPEED_FAST_PLUS when configured for I2C_SPEED_FAST_PLUS.
Change-Id: Ib0e08afe0e1b6d8c9961d5e3039b07ada9d30aa3
Signed-off-by: Naresh G Solanki <naresh.solanki@intel.com>
Reviewed-on: https://review.coreboot.org/20646
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'Documentation/corebootBuildingGuide.tex')
0 files changed, 0 insertions, 0 deletions