summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorCliff Huang <cliff.huang@intel.com>2023-03-02 10:17:50 -0800
committerFelix Held <felix-coreboot@felixheld.de>2023-04-21 18:48:43 +0000
commitdaeb781884561f2f19cf67de8d5e24e9877ab1af (patch)
tree8c6b676ed45c0da205fbc9b1c52bac21cf7f830b
parentfe0f8165c7f92ffc20cdfde3111aac66c98e77de (diff)
mb/google/brya: Enable RTD3 root port mutex for WWAN
This adds RTD3 RPMX mutex to the root port. It is shared between RTD3 and WWAN. BRANCH=firmware-brya-14505.B TEST=boot to OS and check the generated SSDT table for the root port. The RPMX mutex should be generated under the root port. Signed-off-by: Cliff Huang <cliff.huang@intel.com> Change-Id: Ia87b5f9d8300d6263c84a586256424799d3a45b1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/73382 Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Bora Guvendik <bora.guvendik@intel.com> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
-rw-r--r--src/mainboard/google/brya/variants/brya0/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/redrix/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/redrix4es/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/skolas/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/skolas4es/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/vell/overridetree.cb1
6 files changed, 6 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/brya0/overridetree.cb b/src/mainboard/google/brya/variants/brya0/overridetree.cb
index e07fc72fbe..e8cde58b0c 100644
--- a/src/mainboard/google/brya/variants/brya0/overridetree.cb
+++ b/src/mainboard/google/brya/variants/brya0/overridetree.cb
@@ -419,6 +419,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on
probe DB_LTE LTE_PCIE
end
diff --git a/src/mainboard/google/brya/variants/redrix/overridetree.cb b/src/mainboard/google/brya/variants/redrix/overridetree.cb
index e289fcac38..f8619c9312 100644
--- a/src/mainboard/google/brya/variants/redrix/overridetree.cb
+++ b/src/mainboard/google/brya/variants/redrix/overridetree.cb
@@ -187,6 +187,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on
probe DB_LTE LTE_PCIE
end
diff --git a/src/mainboard/google/brya/variants/redrix4es/overridetree.cb b/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
index c6cf48917b..81a808fa5b 100644
--- a/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
+++ b/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
@@ -173,6 +173,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on
probe DB_LTE LTE_PCIE
end
diff --git a/src/mainboard/google/brya/variants/skolas/overridetree.cb b/src/mainboard/google/brya/variants/skolas/overridetree.cb
index d21b3e11b1..0677f828f2 100644
--- a/src/mainboard/google/brya/variants/skolas/overridetree.cb
+++ b/src/mainboard/google/brya/variants/skolas/overridetree.cb
@@ -419,6 +419,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on
probe DB_LTE LTE_PCIE
end
diff --git a/src/mainboard/google/brya/variants/skolas4es/overridetree.cb b/src/mainboard/google/brya/variants/skolas4es/overridetree.cb
index 5916fc7675..6d1207f608 100644
--- a/src/mainboard/google/brya/variants/skolas4es/overridetree.cb
+++ b/src/mainboard/google/brya/variants/skolas4es/overridetree.cb
@@ -262,6 +262,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on
probe DB_LTE LTE_PCIE
end
diff --git a/src/mainboard/google/brya/variants/vell/overridetree.cb b/src/mainboard/google/brya/variants/vell/overridetree.cb
index 8751350b97..1100628309 100644
--- a/src/mainboard/google/brya/variants/vell/overridetree.cb
+++ b/src/mainboard/google/brya/variants/vell/overridetree.cb
@@ -200,6 +200,7 @@ chip soc/intel/alderlake
register "srcclk_pin" = "5"
register "ext_pm_support" = "ACPI_PCIE_RP_EMIT_ALL"
register "skip_on_off_support" = "true"
+ register "use_rp_mutex" = "true"
device generic 0 alias rp6_rtd3 on end
end
chip drivers/wwan/fm