summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHarsha Priya <harhapriya.n@intel.com>2018-05-02 14:39:29 -0700
committerMartin Roth <martinroth@google.com>2018-05-08 03:05:02 +0000
commitad126109ca0739d08a42cb7c0ae25fabf3d981d5 (patch)
tree9fab5f6375d5e3b11435d892168fbe115005f654
parenta850717dc7e3aaacbf3f85247d868ab198ad0a14 (diff)
mb/google/eve: Change rt5663 audio codec's irq as ExclusiveAndWake
This patch uses GPIO macro to define rt5663 headset codec's irq as ExclusiveAndWake. This change allows jack detection even when device is in D3 state. TEST=Plug in/out jack when the system is in deep sleep and wake up the system to ensure that jack insertion/removal is detected. Change-Id: Icb72337025a8408ed7ea9b6e60e938dcb88eae76 Signed-off-by: Harsha Priya <harshapriya.n@intel.com> Reviewed-on: https://review.coreboot.org/26016 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/mainboard/google/eve/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/eve/devicetree.cb b/src/mainboard/google/eve/devicetree.cb
index f24d5c9cea..924b3ea5ad 100644
--- a/src/mainboard/google/eve/devicetree.cb
+++ b/src/mainboard/google/eve/devicetree.cb
@@ -303,7 +303,7 @@ chip soc/intel/skylake
device i2c 3a on end
end
chip drivers/i2c/rt5663
- register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH(GPP_D9)"
+ register "irq_gpio" = "ACPI_GPIO_IRQ_EDGE_BOTH_WAKE(GPP_D9)"
register "dc_offset_l_manual" = "0xffd160"
register "dc_offset_r_manual" = "0xffd1c0"
register "dc_offset_l_manual_mic" = "0xff8a10"