summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJonathan Zhang <jonzhang@meta.com>2023-01-25 11:16:58 -0800
committerFelix Held <felix-coreboot@felixheld.de>2023-02-13 12:36:37 +0000
commita63ea89c0418e7350b3473132a4397ec5065faa8 (patch)
tree2139f20749dd7194c8d5661912fabc568ba75b3f
parent9874b1a7de9138160c0864ea1353752df3da9df1 (diff)
soc/intel/xeon_sp/chip_common.c: check SOC_INTEL_PCIE_64BIT_ALLOC
Some FSPs (such as SPR-SP FSP) support SOC_INTEL_PCIE_64BIT_ALLOC. In such case, is_pci64bit_alloc() return 1. Change-Id: Ic33967255baf4675cd72e0db32ef3fb7f5658296 Signed-off-by: Jonathan Zhang <jonzhang@meta.com> Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/72441 Reviewed-by: Jonathan Zhang <jonzhang@fb.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--src/soc/intel/xeon_sp/chip_common.c9
1 files changed, 8 insertions, 1 deletions
diff --git a/src/soc/intel/xeon_sp/chip_common.c b/src/soc/intel/xeon_sp/chip_common.c
index 0cddec1564..a5062fcf80 100644
--- a/src/soc/intel/xeon_sp/chip_common.c
+++ b/src/soc/intel/xeon_sp/chip_common.c
@@ -403,9 +403,16 @@ static void assign_stack_resources(struct iiostack_resource *stack_list,
static uint8_t is_pci64bit_alloc(void)
{
+/*
+ * For SPR-SP FSP which supports SOC_INTEL_PCIE_64BITS_ALLOC,
+ * Pci64BitResourceAllocation field does not exist in IIO_UDS HOB.
+ */
+#if CONFIG(SOC_INTEL_PCIE_64BIT_ALLOC)
+ return 1;
+#else
const IIO_UDS *hob = get_iio_uds();
-
return hob->PlatformData.Pci64BitResourceAllocation;
+#endif
}
static void xeonsp_pci_domain_read_resources(struct device *dev)