summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-12-07 13:17:18 +0100
committerFelix Held <felix-coreboot@felixheld.de>2020-12-25 22:01:00 +0000
commit7e3126dbc5735e2c8251a832df4488deb66de520 (patch)
tree183060daa9093404ba07f8b8631d3d5af859f02a
parent47a80a045d2f21c6e6857a9380538c086b99c876 (diff)
cpu/intel/model_206ax: Add more CPU steppings
The Sandy Bridge steppings appear in the BWG, and Ivy Bridge steppings appear in reference code. Add them for the sake of completeness. Change-Id: I7d17cdd04a771ca319c908fc757f868e95ea7944 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48410 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
-rw-r--r--src/cpu/intel/model_206ax/model_206ax.h4
-rw-r--r--src/northbridge/intel/sandybridge/raminit_common.h1
2 files changed, 5 insertions, 0 deletions
diff --git a/src/cpu/intel/model_206ax/model_206ax.h b/src/cpu/intel/model_206ax/model_206ax.h
index 195ef15810..04e463934a 100644
--- a/src/cpu/intel/model_206ax/model_206ax.h
+++ b/src/cpu/intel/model_206ax/model_206ax.h
@@ -7,6 +7,8 @@
#include <stdint.h>
/* SandyBridge CPU stepping */
+#define SNB_STEP_B2 2
+#define SNB_STEP_C0 3
#define SNB_STEP_D0 5 /* Also J0 */
#define SNB_STEP_D1 6
#define SNB_STEP_D2 7 /* Also J1/Q0 */
@@ -17,6 +19,8 @@
#define IVB_STEP_C0 4
#define IVB_STEP_K0 5
#define IVB_STEP_D0 6
+#define IVB_STEP_E0 8
+#define IVB_STEP_E1 9
#define IS_SANDY_CPU(x) ((x & 0xffff0) == 0x206a0)
#define IS_SANDY_CPU_C(x) ((x & 0xf) == 4)
diff --git a/src/northbridge/intel/sandybridge/raminit_common.h b/src/northbridge/intel/sandybridge/raminit_common.h
index 449912352f..3f094d0f52 100644
--- a/src/northbridge/intel/sandybridge/raminit_common.h
+++ b/src/northbridge/intel/sandybridge/raminit_common.h
@@ -3,6 +3,7 @@
#ifndef RAMINIT_COMMON_H
#define RAMINIT_COMMON_H
+#include <cpu/intel/model_206ax/model_206ax.h>
#include <stdint.h>
#define BASEFREQ 133