summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMalik_Hsu <malik_hsu@wistron.corp-partner.google.com>2021-07-28 14:55:14 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-07-30 05:08:53 +0000
commit5f524809e97dd634920a434680e5d0ffa0929608 (patch)
tree99308e3af7e253f556b1c7361f2ce525e4b795e1
parentdd6e5ba72444a8f174c797b185f8bdc856d06fb0 (diff)
mb/google/brya/variants/primus: Disable PCIe6
WWAN (fibocom L850-GL) works in USB mode, so turn off PCIe 6. BUG=b:194861116 Signed-off-by: Malik_Hsu <malik_hsu@wistron.corp-partner.google.com> Change-Id: Ie04a5bb2af9ce11f57339f460a7f880bfc14b688 Reviewed-on: https://review.coreboot.org/c/coreboot/+/56649 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
-rw-r--r--src/mainboard/google/brya/variants/primus/overridetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/primus/overridetree.cb b/src/mainboard/google/brya/variants/primus/overridetree.cb
index 39aa77ea9a..097f1ef914 100644
--- a/src/mainboard/google/brya/variants/primus/overridetree.cb
+++ b/src/mainboard/google/brya/variants/primus/overridetree.cb
@@ -168,6 +168,7 @@ chip soc/intel/alderlake
device generic 0 on end
end
end
+ device ref pcie_rp6 off end #PCIE6 WWAN
device ref pcie_rp8 on
chip soc/intel/common/block/pcie/rtd3
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H13)"