summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Wang <chris.wang@amd.corp-partner.google.com>2023-02-23 16:25:52 +0800
committerFelix Held <felix-coreboot@felixheld.de>2023-03-04 02:29:18 +0000
commit2809507ca7d4a428ee64b43a37dfe990c9966f12 (patch)
treeb825ad2ba90b6767b0c51958c74f0471840599a6
parent50aa3d99215b558f959fceed891ed04db648739e (diff)
soc/amd/mendocino: Add STT support for dptc tablet mode
Add stt settings for dptc tablet mode. BUG=b:257149501 BRANCH=None TEST=Check if the STT value matches the clamshell/tablet mode. Run the WebGL aquarium with 5000 fish and verify that there is no power drop peak. Change-Id: Ib4aad3af8761b20084717b15a462edf4704b83cc Signed-off-by: Chris Wang <chris.wang@amd.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/73205 Reviewed-by: Tim Van Patten <timvp@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Frank Wu <frank_wu@compal.corp-partner.google.com>
-rw-r--r--src/soc/amd/mendocino/chip.h4
-rw-r--r--src/soc/amd/mendocino/root_complex.c8
2 files changed, 8 insertions, 4 deletions
diff --git a/src/soc/amd/mendocino/chip.h b/src/soc/amd/mendocino/chip.h
index dc147f8b2e..42f27cb3a5 100644
--- a/src/soc/amd/mendocino/chip.h
+++ b/src/soc/amd/mendocino/chip.h
@@ -73,6 +73,10 @@ struct soc_amd_mendocino_config {
uint32_t vrm_soc_current_limit_throttle_mA;
/* tablet mode.*/
+ uint16_t stt_m1_tablet;
+ uint16_t stt_m2_tablet;
+ uint16_t stt_c_apu_tablet;
+ uint16_t stt_alpha_apu_tablet;
/* Thermal profile B*/
uint32_t fast_ppt_limit_mW_B;
diff --git a/src/soc/amd/mendocino/root_complex.c b/src/soc/amd/mendocino/root_complex.c
index dce9498aa1..6217246802 100644
--- a/src/soc/amd/mendocino/root_complex.c
+++ b/src/soc/amd/mendocino/root_complex.c
@@ -264,10 +264,10 @@ static void acipgen_dptci(void)
config->vrm_maximum_current_limit_mA,
config->vrm_soc_current_limit_mA,
config->stt_min_limit,
- config->stt_m1,
- config->stt_m2,
- config->stt_c_apu,
- config->stt_alpha_apu,
+ config->stt_m1_tablet,
+ config->stt_m2_tablet,
+ config->stt_c_apu_tablet,
+ config->stt_alpha_apu_tablet,
config->stt_skin_temp_apu);
acpigen_write_alib_dptc_tablet((uint8_t *)&tablet_input, sizeof(tablet_input));
#endif