summaryrefslogtreecommitdiff
path: root/3rdparty
diff options
context:
space:
mode:
authorShilpa Sreeramalu <shilpa.sreeramalu@intel.com>2015-06-22 21:48:39 +0530
committerPatrick Georgi <pgeorgi@google.com>2015-08-29 07:31:49 +0000
commita0f515354be6b852eea9e4dfcb99198523e52579 (patch)
treeb64e9211ea4a3d971be6ea564fc72e956d3b490e /3rdparty
parent91a192f6d0e5706595e7b2bf4501aec2c8a674f0 (diff)
intel/skylake: Add support for DPTF
This patch adds the ASL files with the DPTF related settings and the thermal devices enabled in the SOC. It also enables the DPTF setting at the global NVS level. BRANCH=None BUG=chrome-os-partner:40855 TEST=Built for kunimitsu board. Tested to see that the thermal devices and the participants are enumerated and can be seen in the /sys/bus/platform/devices. Also checked the temperature readings of the cooling devices and the thermal zones enumerated in the /sys/class/thermal. Change-Id: I8ad044eaf1ad488fb1682097da83b40d2bede414 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Original-Commit-Id: 7624eeca19b4f286b30c3d4ac5b44c5e9619c2c7 Original-Change-Id: I0d92ef42cff5567ea6fc566730588802d8549ce0 Original-Signed-off-by: Shilpa Sreeramalu <shilpa.sreeramalu@intel.com> Original-Reviewed-on: https://chromium-review.googlesource.com/293391 Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Original-Commit-Queue: Naveenkrishna Ch <naveenkrishna.ch@intel.com> Reviewed-on: http://review.coreboot.org/11430 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to '3rdparty')
0 files changed, 0 insertions, 0 deletions