summaryrefslogtreecommitdiff
path: root/3rdparty/intel-microcode
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2019-08-27 11:01:33 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-08-27 08:25:10 +0000
commit1799011dc6914927d951cc076a405c6b20ead5d5 (patch)
tree420d6be7e7d0398efca84d4ee0520d1659ee7660 /3rdparty/intel-microcode
parentda10b9224aaa0c41571b5c0c7017b75d4343ebe4 (diff)
soc/intel/{apl,cnl,dnv,icl,skl} : Use common cpu/intel/car/romstage.c code
This patch includes common romstage code to setup the console and load postcar. Fix booting regression issue on all latest IA-SOC introduced by CB:34893 Change-Id: I9da592960f20ed9742ff696198dbc028ef519ddf Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35109 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to '3rdparty/intel-microcode')
0 files changed, 0 insertions, 0 deletions