summaryrefslogtreecommitdiff
path: root/.checkpatch.conf
diff options
context:
space:
mode:
authorJohn Su <john_su@compal.corp-partner.google.com>2022-05-13 14:10:06 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2022-05-17 16:10:53 +0000
commit31021b372049de6fbf5cd4aea66899def741d13a (patch)
tree2abe8dfb8b709a8461063850614f9728574d763f /.checkpatch.conf
parentc0f3d90f8b546a81e46dc45c1bdc8f94a57c9df9 (diff)
mb/google/brya/var/mithrax: Generate RAM ID and SPD file
Add the support RAM parts for mithrax. Here is the ram part number list: DRAM Part Name ID to assign K4U6E3S4AA-MGCR 0 (0000) K4UBE3D4AA-MGCR 1 (0001) H9HCNNNBKMMLXR-NEE 0 (0000) MT53E1G32D2NP-046 WT:A 2 (0010) MT53E1G32D2NP-046 WT:B 1 (0001) BUG=b:229191897 BRANCH=None TEST=emerge-brya coreboot Signed-off-by: John Su <john_su@compal.corp-partner.google.com> Change-Id: I2d19721a44f0176365a81da30d2f49b68a14df7c Reviewed-on: https://review.coreboot.org/c/coreboot/+/64317 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Frank Wu <frank_wu@compal.corp-partner.google.com>
Diffstat (limited to '.checkpatch.conf')
0 files changed, 0 insertions, 0 deletions