summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/cimx/rd890/nbLib.c
blob: 5862768bb0a20753f59414cc00f23c251f83237d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
/**
 * @file
 *
 * NB library functions.
 *
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      CIMx-NB
 * @e sub-project:
 * @e \$Revision:$   @e \$Date:$
 *
 */
/*****************************************************************************
 *
 * Copyright (C) 2012 Advanced Micro Devices, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Advanced Micro Devices, Inc. nor the names of
 *       its contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *
 ***************************************************************************/
/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */

#include "NbPlatform.h"
#include "amdDebugOutLib.h"

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *                          E X P O R T E D    F U N C T I O N S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------*/
/**
 * Get silicon type and revision info.
 *
 *
 *
 * @param[in]   NbConfigPtr configuration structure pointer.
 * @retval      NB_INFO Northbrige Info Structure.
 */
/*----------------------------------------------------------------------------------------*/
NB_INFO
LibNbGetRevisionInfo (
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  NB_INFO RevisionInfo;
  UINT16  DeviceId;
  UINT8   RevisionId;
  UINT32  PrivateId;
  LibNbPciRead (NbConfigPtr->NbPciAddress.AddressValue | 0x8, AccessWidth8, &RevisionId, NbConfigPtr);
  RevisionInfo.Revision = RevisionId;
  LibNbPciRead (NbConfigPtr->NbPciAddress.AddressValue | 0x2, AccessWidth16, &DeviceId, NbConfigPtr);
  switch (DeviceId) {
  case  0x5956:
    RevisionInfo.Type = NB_RD890TV;
    break;
  case  0x5957:
    RevisionInfo.Type = NB_RX780;
    break;
  case  0x5958:
    RevisionInfo.Type = NB_RD780;
    break;
  case  0x5A10:
    RevisionInfo.Type = NB_SR5690;
    break;
  case  0x5A11:
    RevisionInfo.Type = NB_RD890;
    break;
  case  0x5A12:
    RevisionInfo.Type = NB_SR5670;
    break;
  case  0x5A13:
    RevisionInfo.Type = NB_SR5650;
    break;
  case  0x5A14:
    RevisionInfo.Type = NB_990FX;
    LibNbPciIndexRead (NbConfigPtr->NbPciAddress.AddressValue | NB_MISC_INDEX, NB_MISC_REG7D, AccessWidth32, &PrivateId, NbConfigPtr);
    PrivateId = (PrivateId >> 21) & 0x0f;
    if (PrivateId == 1) {
      RevisionInfo.Type = NB_990FX;
    }
    if (PrivateId == 2) {
      RevisionInfo.Type = NB_990X;
    }
    if (PrivateId == 3) {
      RevisionInfo.Type = NB_970;
    }
    break;
  default:
    RevisionInfo.Type = NB_UNKNOWN;
    CIMX_ASSERT (FALSE);
  }
  return  RevisionInfo;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Call Back routine.
 *
 *
 *
 * @param[in] CallBackId   Callback ID.
 * @param[in] Data         Callback specific data.
 * @param[in] NbConfigPtr  Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/
AGESA_STATUS
LibNbCallBack (
  IN       UINT32          CallBackId,
  IN OUT   UINTN           Data,
  IN OUT   AMD_NB_CONFIG   *NbConfigPtr
  )
{
  AGESA_STATUS  Status;
  CALLOUT_ENTRY CallBackPtr = GET_BLOCK_CONFIG_PTR (NbConfigPtr)->StandardHeader.CalloutPtr;

  Status = AGESA_UNSUPPORTED;
  if (CallBackPtr != NULL) {
    CIMX_TRACE ((TRACE_DATA (GET_BLOCK_CONFIG_PTR (NbConfigPtr), CIMX_NB_TRACE), "[NBLIB]LibNbCallBack CallBackId = 0x%x\n", CallBackId));
    Status = (*CallBackPtr) (CallBackId, Data, GET_BLOCK_CONFIG_PTR (NbConfigPtr));
    CIMX_TRACE ((TRACE_DATA (GET_BLOCK_CONFIG_PTR (NbConfigPtr), CIMX_NB_TRACE), "[NBLIB]LibNbCallBack Return = 0x%x\n", Status));
  }
  return Status;
}


/*----------------------------------------------------------------------------------------*/
/**
 * Call Back routine.
 *
 *
 *
 * @param[in] SystemApi    Pointer to System API
 * @param[in] ConfigPtr  Northbridge block configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/
AGESA_STATUS
LibSystemApiCall (
  IN       SYSTEM_API             SystemApi,
  IN OUT   AMD_NB_CONFIG_BLOCK   *ConfigPtr
  )
{
  API_WORKSPACE Workspace;
  UINT8         NorthbridgeId;

  LibAmdMemFill (&Workspace, 0, sizeof (API_WORKSPACE), (AMD_CONFIG_PARAMS *)&(ConfigPtr->StandardHeader));
  Workspace.ConfigPtr = ConfigPtr;
  Workspace.Status = AGESA_SUCCESS;
  for (NorthbridgeId = 0; NorthbridgeId <= ConfigPtr->NumberOfNorthbridges; NorthbridgeId++) {
    ConfigPtr->Northbridges[NorthbridgeId].ConfigPtr = &Workspace.ConfigPtr;
  }
  if (SystemApi != NULL) {
    (*SystemApi)(ConfigPtr);
  }
  return Workspace.Status;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Call Back routine.
 *
 *
 *
 * @param[in] NbApi       Pointer to NB API
 * @param[in] ConfigPtr   Northbridge block configuration structure pointer
 */
/*----------------------------------------------------------------------------------------*/
AGESA_STATUS
LibNbApiCall (
  IN       NB_API                NbApi,
  IN OUT   AMD_NB_CONFIG_BLOCK   *ConfigPtr
  )
{
  UINT8         NorthbridgeId;
  AGESA_STATUS  Status;

  Status = AGESA_SUCCESS;
  for (NorthbridgeId = 0; NorthbridgeId <= ConfigPtr->NumberOfNorthbridges; NorthbridgeId++) {
    AMD_NB_CONFIG *NbConfigPtr = &ConfigPtr->Northbridges[NorthbridgeId];
    ConfigPtr->CurrentNorthbridge = NorthbridgeId;
    if (!LibNbIsDevicePresent (NbConfigPtr->NbPciAddress, NbConfigPtr)) {
      REPORT_EVENT (AGESA_WARNING, GENERAL_ERROR_NB_NOT_PRESENT, 0 , 0, 0, 0, NbConfigPtr);
      continue;
    }
    if (NbApi != NULL) {
      Status = (*NbApi) (NbConfigPtr);
      if (Status == AGESA_FATAL) {
        break;
      }
    }
  }
  return Status;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Write PCI register.
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Width       Access width.
 * @param[in] Value       Pointer to new register value.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbPciWrite (
  IN      UINT32          Address,
  IN      ACCESS_WIDTH    Width,
  IN      VOID            *Value,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  PCI_ADDR  DeviceAddress;
  DeviceAddress.AddressValue = Address;
  LibAmdPciWrite (Width, DeviceAddress, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}


/*----------------------------------------------------------------------------------------*/
/**
 * Read PCI register
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Width       Access width.
 * @param[in] Value       Pointer to save register value.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 *
 */
/*----------------------------------------------------------------------------------------*/
VOID
LibNbPciRead (
  IN       UINT32         Address,
  IN       ACCESS_WIDTH   Width,
     OUT   VOID           *Value,
  IN       AMD_NB_CONFIG  *NbConfigPtr
  )
{
  PCI_ADDR  DeviceAddress;
  DeviceAddress.AddressValue = Address;
  LibAmdPciRead (Width, DeviceAddress, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read/Modify/Write  PCI register
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Width       Access width.
 * @param[in] Mask        AND Mask.
 * @param[in] Data        OR Mask.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/
VOID
LibNbPciRMW (
  IN       UINT32         Address,
  IN       ACCESS_WIDTH   Width,
  IN       UINT32         Mask,
  IN       UINT32         Data,
  IN       AMD_NB_CONFIG  *NbConfigPtr
  )
{
  UINT32  Value;
  LibNbPciRead (Address,  Width, &Value, NbConfigPtr);
  Value = (Value & Mask) | Data;
  LibNbPciWrite (Address, Width, &Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read PCI Index/Data Address space
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Index       Index Address.
 * @param[in] Width       Access width of Index/Data register.
 * @param[in] Value       Pointer to save register value.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbPciIndexRead (
  IN       UINT32        Address,
  IN       UINT32        Index,
  IN       ACCESS_WIDTH  Width,
     OUT   UINT32        *Value,
  IN       AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT32  IndexOffset;
  IndexOffset = (1 << ((Width < 0x80)? (Width - 1): (Width - 0x81)));
  LibNbPciWrite (Address, Width, &Index, NbConfigPtr);
  LibNbPciRead (Address + IndexOffset, Width, Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Write PCI Index/Data Address space
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Index       Index Address.
 * @param[in] Width       Access width of Index/Data register.
 * @param[in] Value       Pointer to save register value.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbPciIndexWrite (
  IN      UINT32        Address,
  IN      UINT32        Index,
  IN      ACCESS_WIDTH  Width,
  IN      UINT32        *Value,
  IN      AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT32  IndexOffset;
  IndexOffset = (1 << ((Width < 0x80)? (Width - 1): (Width - 0x81)));
  LibNbPciWrite (Address, Width, &Index, NbConfigPtr);
  LibNbPciWrite (Address + IndexOffset , Width, Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read/Modify/Write  PCI Index/Data Address space
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Index       Index Address.
 * @param[in] Width       Access width of Index/Data register.
 * @param[in] Mask       AND Mask.
 * @param[in] Data       OR Mask.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbPciIndexRMW (
  IN      UINT32        Address,
  IN      UINT32        Index,
  IN      ACCESS_WIDTH  Width,
  IN      UINT32        Mask,
  IN      UINT32        Data,
  IN      AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT32  Value;
  LibNbPciIndexRead (Address, Index, Width, &Value, NbConfigPtr);
  Value = (Value & Mask) | Data;
  LibNbPciIndexWrite (Address, Index, Width, &Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Program table of indirect register.
 *
 *
 *
 * @param[in] Address     Compressed PCIE address identical to PCI_ADDR.AddressValue
 * @param[in] Index       Index Address. Index address OR with INDIRECT_REG_ENTRY.Register
 * @param[in] pTable      Pointer to indirect register table.
 * @param[in] Length      Number of entry in indirect register table.
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/
VOID
LibNbIndirectTableInit (
  IN      UINT32              Address,
  IN      UINT32              Index,
  IN      INDIRECT_REG_ENTRY  *pTable,
  IN      UINTN               Length,
  IN      AMD_NB_CONFIG       *NbConfigPtr
  )
{
  UINTN i;
  for (i = 0; i < Length; i++) {
    LibNbPciIndexRMW (Address, Index | pTable[i].Register , AccessS3SaveWidth32, pTable[i].Mask, pTable[i].Data, NbConfigPtr);
  }
}

/*----------------------------------------------------------------------------------------*/
/*
 * Find PCI capability pointer
 *
 *
 *
 *
 *
 */
/*----------------------------------------------------------------------------------------*/

UINT8
LibNbFindPciCapability (
  IN      UINT32        Address,
  IN      UINT8         CapabilityId,
  IN      AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT8     CapabilityPtr;
  UINT8     CurrentCapabilityId;
  PCI_ADDR  Device;
  Device.AddressValue = Address;
  CapabilityPtr = 0x34;
  if (!LibNbIsDevicePresent (Device, NbConfigPtr)) {
    return  0;
  }
  while (CapabilityPtr != 0) {
    LibNbPciRead (Address | CapabilityPtr, AccessWidth8 , &CapabilityPtr, NbConfigPtr);
    if (CapabilityPtr) {
      LibNbPciRead (Address | CapabilityPtr , AccessWidth8 , &CurrentCapabilityId, NbConfigPtr);
      if (CurrentCapabilityId == CapabilityId) break;
      CapabilityPtr++;
    }
  }
  return  CapabilityPtr;
}
/*----------------------------------------------------------------------------------------*/
/*
 * Find PCIe extended capability pointer
 *
 *
 *
 *
 *
 */
/*----------------------------------------------------------------------------------------*/

UINT16
LibNbFindPcieExtendedCapability (
  IN      UINT32        Address,
  IN      UINT16        ExtendedCapabilityId,
  IN      AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT16  CapabilityPtr;
  UINT32  ExtendedCapabilityIdBlock;
  if (LibNbFindPciCapability (Address, 0x10, NbConfigPtr) != 0) {
    CapabilityPtr = 0x100;
    LibNbPciRead (Address | CapabilityPtr , AccessWidth32 , &ExtendedCapabilityIdBlock, NbConfigPtr);
    if (ExtendedCapabilityIdBlock != 0 && (UINT16)ExtendedCapabilityIdBlock != 0xffff) {
      do {
        if ((UINT16)ExtendedCapabilityIdBlock == ExtendedCapabilityId) {
          return  CapabilityPtr;
        }
        CapabilityPtr = (UINT16) ((ExtendedCapabilityIdBlock >> 20) & 0xfff);
        LibNbPciRead (Address | CapabilityPtr , AccessWidth32 , &ExtendedCapabilityIdBlock, NbConfigPtr);
      } while (CapabilityPtr !=  0);
    }
  }
  return  0;
}


/*----------------------------------------------------------------------------------------*/
/**
 * Read IO space
 *
 *
 *
 * @param[in] Address     IO Port address.
 * @param[in] Width       Access width
 * @param[in] Value       Pointer to save IO port value;
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbIoRead (
  IN       UINT16         Address,
  IN       ACCESS_WIDTH   Width,
     OUT   VOID           *Value,
  IN       AMD_NB_CONFIG  *NbConfigPtr
  )
{
  LibAmdIoRead (Width, Address, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}

/*----------------------------------------------------------------------------------------*/
/**
 * Write IO space
 *
 *
 *
 * @param[in] Address     IO Port address.
 * @param[in] Width       Access width
 * @param[in] Value       Pointer to new IO port value
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
VOID
LibNbIoWrite (
  IN      UINT16         Address,
  IN      ACCESS_WIDTH   Width,
  IN      VOID           *Value,
  IN      AMD_NB_CONFIG  *NbConfigPtr
  )
{
  LibAmdIoWrite (Width, Address, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}


/*----------------------------------------------------------------------------------------*/
/**
 * Read/Modify/Write IO space
 *
 *
 *
 * @param[in] Address     IO Port address.
 * @param[in] Width       Access width
 * @param[in] Mask       AND Mask
 * @param[in] Data       OR Mask
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbIoRMW (
  IN      UINT16         Address,
  IN      ACCESS_WIDTH   Width,
  IN      UINT32         Mask,
  IN      UINT32         Data,
  IN      AMD_NB_CONFIG  *NbConfigPtr
  )
{
  UINT32  Value;
  LibNbIoRead (Address, Width, &Value, NbConfigPtr);
  Value = (Value & Mask) | Data;
  LibNbIoWrite (Address, Width, &Value, NbConfigPtr);
}


/*----------------------------------------------------------------------------------------*/
/**
 * Read CPU HT link Phy register
 *
 *
 *
 * @param[in] Node        Node device Address (0x18 - Node 0, 0x19 - Mode 1 etc.)
 * @param[in] Link        HT Link ID (0 - Link 0, 1 - Link 1 etc.)
 * @param[in] Register    Register address.
 * @param[in] Value       Pointer to save register value
 * @param[in] NbConfigPtr Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbCpuHTLinkPhyRead (
  IN       UINT8         Node,
  IN       UINT8         Link,
  IN       UINT16        Register,
     OUT   UINT32        *Value,
  IN       AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT32    Data;
  PCI_ADDR  CpuPciAddress;
  UINT8     LinkId;
  LinkId = Link & 0xf;
  CpuPciAddress.AddressValue = MAKE_SBDFO (0, 0, Node, 4, 0);
  LibNbPciRMW (CpuPciAddress.AddressValue | (LinkId * 8 + 0x180), AccessWidth32, 0x0, Register | ((Register & 0xfe00)?BIT29:0), NbConfigPtr);
  do {
    LibNbPciRead (CpuPciAddress.AddressValue | (LinkId * 8 + 0x180), AccessWidth32, &Data, NbConfigPtr);
  } while ((Data & BIT31) == 0);
  LibNbPciRead (CpuPciAddress.AddressValue | (LinkId * 8 + 0x184), AccessWidth32, Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Write CPU HT link Phy register
 *
 *
 *
 * @param[in] Node        Node device Address (0x18 - Node 0, 0x19 - Mode 1 etc.)
 * @param[in] Link        HT Link ID (0 - Link 0, 1 - Link 1 etc.)
 * @param[in] Register    Register address.
 * @param[in] Value       Pointer to new register value
 * @param[in] NbConfigPtr Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbCpuHTLinkPhyWrite (
  IN       UINT8         Node,
  IN       UINT8         Link,
  IN       UINT16        Register,
  IN       UINT32        *Value,
  IN       AMD_NB_CONFIG *NbConfigPtr
  )
{
  UINT32    Data;
  PCI_ADDR  CpuPciAddress;
  UINT8     LinkId;
  LinkId = Link & 0xf;
  CpuPciAddress.AddressValue = MAKE_SBDFO (0, 0, Node, 4, 0);
  LibNbPciWrite (CpuPciAddress.AddressValue | (LinkId * 8 + 0x184), AccessWidth32, Value, NbConfigPtr);
  LibNbPciRMW (CpuPciAddress.AddressValue | (LinkId * 8 + 0x180), AccessWidth32, 0x0, Register | BIT30 | ((Register & 0xfe00)?BIT29:0), NbConfigPtr);
  do {
    LibNbPciRead (CpuPciAddress.AddressValue | (LinkId * 8 + 0x180), AccessWidth32, &Data, NbConfigPtr);
  } while ((Data & BIT31) == 0);
}


/*----------------------------------------------------------------------------------------*/
/**
 *  Read/Modify/Write CPU HT link Phy register
 *
 *
 *
 * @param[in] Node        Node device Address (0x18 - Node 0, 0x19 - Mode 1 etc.)
 * @param[in] Link        HT Link ID (0 - Link 0, 1 - Link 1 etc.)
 * @param[in] Register    Register address.
 * @param[in] Mask        AND Mask.
 * @param[in] Data        OR Mask.
 * @param[in] NbConfigPtr Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/
VOID
LibNbCpuHTLinkPhyRMW (
  IN       UINT8           Node,
  IN       UINT8           Link,
  IN       UINT16          Register,
  IN       UINT32          Mask,
  IN       UINT32          Data,
  IN       AMD_NB_CONFIG   *NbConfigPtr
  )
{
  UINT32  Value;
  LibNbCpuHTLinkPhyRead (Node, Link, Register, &Value, NbConfigPtr);
  Value = (Value & Mask) | Data;
  LibNbCpuHTLinkPhyWrite (Node, Link, Register, &Value, NbConfigPtr);
}


/*----------------------------------------------------------------------------------------*/
/**
 * Enable Clock Config space access.
 *    Enable access to Clock Config Space at 0:0:1 PCI address.
 *
 *
 * @param[in] pConfig Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbEnableClkConfig (
  IN      AMD_NB_CONFIG     *pConfig
  )
{
  LibNbPciRMW (NB_SBDFO | NB_PCI_REG4C, AccessS3SaveWidth8, (UINT32)~BIT0, BIT0, pConfig);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Disable Clock Config space access.
 *    Disable access to Clock Config Space at 0:0:1 PCI address.
 *
 *
 * @param[in] pConfig Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbDisableClkConfig (
  IN      AMD_NB_CONFIG     *pConfig
  )
{
  LibNbPciRMW (NB_SBDFO | NB_PCI_REG4C, AccessS3SaveWidth8, (UINT32)~BIT0, 0x0 , pConfig);
}


/*----------------------------------------------------------------------------------------*/
/**
 * Check if PCI Device Present
 *
 *
 *
 * @param[in] Device      Device PCI address.
 * @param[in] NbConfigPtr Northbridge configuration block pointer.
 *
 * @retval    TRUE        Device present.
 * @retval    FALSE       Device not present.
 */
/*----------------------------------------------------------------------------------------*/

BOOLEAN
LibNbIsDevicePresent (
  IN      PCI_ADDR          Device,
  IN      AMD_NB_CONFIG     *NbConfigPtr
  )
{
  UINT32 VendorId;
  LibNbPciRead (Device.AddressValue, AccessWidth32, &VendorId, NbConfigPtr);
  return (VendorId == 0xffffffff)?FALSE:TRUE;
}
/*----------------------------------------------------------------------------------------*/
/**
 * Check if IOMMU enabled
 *
 *
 *
 * @param[in] NbConfigPtr Northbridge configuration block pointer.
 *
 * @retval    TRUE        IOMMU not enabled.
 * @retval    FALSE       IOMMU not enabled.
 */
/*----------------------------------------------------------------------------------------*/
BOOLEAN
LibNbIsIommuEnabled (
  IN      AMD_NB_CONFIG     *NbConfigPtr
  )
{
  PCI_ADDR  IommuAddress;
  IommuAddress.AddressValue = NbConfigPtr->NbPciAddress.AddressValue;
  IommuAddress.Address.Function = 2;
  if (LibNbIsDevicePresent (IommuAddress, NbConfigPtr)) {
    UINT8 Value;
    LibNbPciRead (IommuAddress.AddressValue | 0x44, AccessWidth8, &Value, NbConfigPtr);
    if ((Value & BIT0) != 0) {
      return  TRUE;
    }
  }
  return FALSE;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Reverse bit in DWORD.
 *    Reverse bits in bitfield inside DWORD.
 *
 *
 * @param[in] Data        Value to reverse.
 * @param[in] StartBit    Start bit.
 * @param[in] StopBit     Stop bit.
 * @retval                Reversed Value.
 */
/*----------------------------------------------------------------------------------------*/

UINT32
LibNbBitReverse (
  IN    UINT32    Data,
  IN    UINT8     StartBit,
  IN    UINT8     StopBit
  )
{

  UINT32 Bitr;
  UINT32 Bitl;
  UINT32 Distance;

  while (StartBit < StopBit) {
    Bitr = Data & (1 << StartBit );
    Bitl = Data & (1 << StopBit );
    Distance =    StopBit - StartBit;
    Data = (Data & ((UINT32)~(Bitl | Bitr))) | (Bitr << Distance ) | (Bitl >> Distance);
    StartBit++;
    StopBit--;
  }
  return Data;
}
/*----------------------------------------------------------------------------------------*/
/**
 * Read CPU family
 *
 *
 *
 * @retval  0xXX00000    CPU family.
 *
 */
UINT32
LibNbGetCpuFamily (
  VOID
  )
{
  CPUID_DATA Cpuid;
  CpuidRead (0x1, &Cpuid);
  return Cpuid.EAX_Reg & 0xff00000;
}


/*----------------------------------------------------------------------------------------*/
/**
 * Load Firmware block
 *
 *
 *
 * @param[in]   Address             Address to load firmware
 * @param[in]   Size                Firmware block size
 * @param[in]   FirmwareBlockPtr    Pointer to firmware block
 * @param[in]   NbConfigPtr         Northbridge configuration block pointer.
 *
 */
VOID
LibNbLoadMcuFirmwareBlock (
  IN      UINT16          Address,
  IN      UINT16          Size,
  IN      UINT32          *FirmwareBlockPtr,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  UINT32    i;
  PCI_ADDR  ClkPciAddress;
  UINT32    Selector;

  Selector =  (Address >=  0x200)?0x0000000:0x10000;
  ClkPciAddress = NbConfigPtr->NbPciAddress;
  ClkPciAddress.Address.Function = 1;
  LibNbEnableClkConfig (NbConfigPtr);
  for (i = 0; i < Size; i++) {
    LibNbPciIndexWrite (ClkPciAddress.AddressValue | MC_CLK_INDEX, Selector | (Address + (i * 4)), AccessWidth32, &FirmwareBlockPtr[i], NbConfigPtr);
  }
  LibNbDisableClkConfig (NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read SMU firmware ram
 *
 *
 *
 * @param[in]   Address             Address to read
 * @param[in]   NbConfigPtr         Northbridge configuration block pointer.
 *
 */
UINT32
LibNbReadMcuRam (
  IN      UINT16          Address,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  UINT32    Value;
  PCI_ADDR  ClkPciAddress;
  UINT32    Selector;

  Selector = (Address >=  0x200) ? 0x0000000 : 0x10000;
  ClkPciAddress = NbConfigPtr->NbPciAddress;
  ClkPciAddress.Address.Function = 1;
  LibNbEnableClkConfig (NbConfigPtr);
  LibNbPciIndexRead (ClkPciAddress.AddressValue | MC_CLK_INDEX, Selector | (Address), AccessWidth32, &Value, NbConfigPtr);
  LibNbDisableClkConfig (NbConfigPtr);
  return Value;
}

/*----------------------------------------------------------------------------------------*/
/**
 * MCU Control
 *
 *
 *
 * @param[in]   Operation       Set/Reset MCU controller
 * @param[in]   NbConfigPtr     Northbridge configuration block pointer.
 */
VOID
LibNbMcuControl (
  IN      NB_MCU_MODE     Operation,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  PCI_ADDR  ClkPciAddress;
  UINT32    Value;

  Value =  (Operation == AssertReset)?0x00000ee1:0x00000ee2;
  ClkPciAddress = NbConfigPtr->NbPciAddress;
  ClkPciAddress.Address.Function = 1;
  CIMX_TRACE ((TRACE_DATA (GET_BLOCK_CONFIG_PTR (NbConfigPtr), CIMX_NBPCIE_TRACE), "LibNbMcuControl Operation [0x%x]\n", Operation));
  LibNbEnableClkConfig (NbConfigPtr);
  LibNbPciIndexWrite (ClkPciAddress.AddressValue | MC_CLK_INDEX, 0x00030000, AccessWidth32, &Value, NbConfigPtr);
  LibNbDisableClkConfig (NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read/Modify/Write memory space
 *
 *
 *
 * @param[in] Address     Memory address.
 * @param[in] Width       Access width
 * @param[in] Mask        AND Mask
 * @param[in] Data        OR Mask
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbMemRMW (
  IN      UINT64          Address,
  IN      ACCESS_WIDTH    Width,
  IN      UINT32          Mask,
  IN      UINT32          Data,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  UINT32  Value;
  LibNbMemRead (Address, Width, &Value, NbConfigPtr);
  Value = (Value & Mask) | Data;
  LibNbMemWrite (Address, Width, &Value, NbConfigPtr);
}

/*----------------------------------------------------------------------------------------*/
/**
 * Read memory space
 *
 *
 *
 * @param[in] Address     Memory address.
 * @param[in] Width       Access width
 * @param[in] Value       Pointer to memory to store value
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbMemRead (
  IN      UINT64          Address,
  IN      ACCESS_WIDTH    Width,
  IN      VOID            *Value,
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  LibAmdMemRead (Width, Address, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}

/*----------------------------------------------------------------------------------------*/
/**
 * Write memory space
 *
 *
 *
 * @param[in] Address     Memory address.
 * @param[in] Width       Access width
 * @param[in] Value       Pointer to memory to get value
 * @param[in] NbConfigPtr Northbridge configuration structure pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbMemWrite (
  IN       UINT64          Address,
  IN       ACCESS_WIDTH    Width,
     OUT   VOID            *Value,
  IN       AMD_NB_CONFIG   *NbConfigPtr
  )
{
  LibAmdMemWrite (Width, Address, Value, (AMD_CONFIG_PARAMS *)((NbConfigPtr == NULL)?NULL:GET_BLOCK_CONFIG_PTR (NbConfigPtr)));
}

/*----------------------------------------------------------------------------------------*/
/**
 * Scan Pci Bridge
 *
 *
 *
 * @param[in]   This            Pointer to PCI topology scan protocol
 * @param[in]   Bridge          Address of PCI to PCI bridge to scan.
 */

SCAN_STATUS
LibNbScanPciBridgeBuses (
  IN      PCI_SCAN_PROTOCOL   *This,
  IN      PCI_ADDR            Bridge
  )
{
  SCAN_STATUS Status;
  UINT8       CurrentBus;
  UINT8       MinBus;
  UINT8       MaxBus;
  PCI_ADDR    Device;

  CIMX_ASSERT (This != NULL);
  if (This->ScanBus == NULL) {
    return  SCAN_FINISHED;
  }
  LibNbPciRead (Bridge.AddressValue | 0x19, AccessWidth8,  &MinBus, This->pConfig);
  LibNbPciRead (Bridge.AddressValue | 0x1A, AccessWidth8,  &MaxBus, This->pConfig);
  if (MinBus == 0 || MaxBus == 0) {
    return  SCAN_FINISHED;
  }
  CIMX_TRACE ((TRACE_DATA (GET_BLOCK_CONFIG_PTR (This->pConfig), CIMX_NBPCIE_TRACE), "    Scan bridge %d:%d:%d \n", Bridge.Address.Bus, Bridge.Address.Device, Bridge.Address.Function));
  for (CurrentBus = MinBus; CurrentBus <= MaxBus; CurrentBus++) {
    Device.AddressValue = MAKE_SBDFO (0, CurrentBus, 0, 0, 0);
    Status = This->ScanBus (This, Device);
  }
  return  SCAN_FINISHED;
}


/*----------------------------------------------------------------------------------------*/
/**
 * Scan Pci Bus
 *
 *
 *
 * @param[in]   This            Pointer to PCI topology scan protocol
 * @param[in]   Device          Pci address device to start bus scan from
 */
/*----------------------------------------------------------------------------------------*/
SCAN_STATUS
LibNbScanPciBus (
  IN      PCI_SCAN_PROTOCOL   *This,
  IN      PCI_ADDR            Device
  )
{
  SCAN_STATUS Status;
  UINT32      CurrentDevice;
  CIMX_ASSERT (This != NULL);
  if (This->ScanDevice == NULL) {
    return  SCAN_FINISHED;
  }
  for (CurrentDevice = Device.Address.Device; CurrentDevice <= 0x1f; CurrentDevice++) {
    Device.Address.Device = CurrentDevice;
    if (LibNbIsDevicePresent (Device, This->pConfig)) {
      Status = This->ScanDevice (This, Device);
      if (Status == SCAN_STOP_BUS_ENUMERATION) {
        return Status;
      }

    }
  }
  return  SCAN_FINISHED;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Scan Pci Device
 *
 *
 *
 * @param[in]   This            Pointer to PCI topology scan protocol
 * @param[in]   Device          Pci address device to scan
 */
/*----------------------------------------------------------------------------------------*/

SCAN_STATUS
LibNbScanPciDevice (
  IN      PCI_SCAN_PROTOCOL   *This,
  IN      PCI_ADDR            Device
  )
{
  SCAN_STATUS Status;
  UINT8       Header;
  UINT32      CurrentFunction;
  UINT32      MaxFunction;
  CIMX_ASSERT (This != NULL);
  if (This->ScanFunction == NULL) {
    return  SCAN_FINISHED;
  }
  LibNbPciRead (Device.AddressValue | 0x0E , AccessWidth8, &Header, This->pConfig);
  MaxFunction = (Header & 0x80)?7:0;
  for (CurrentFunction = Device.Address.Function; CurrentFunction <= MaxFunction; CurrentFunction++) {
    Device.Address.Function = CurrentFunction;
    if (LibNbIsDevicePresent (Device, This->pConfig)) {
      CIMX_TRACE ((TRACE_DATA (GET_BLOCK_CONFIG_PTR (This->pConfig), CIMX_NBPCIE_TRACE), "    Scan function %d:%d:%d \n", Device.Address.Bus, Device.Address.Device, Device.Address.Function));
      Status = This->ScanFunction (This, Device);
      if (Status == SCAN_STOP_DEVICE_ENUMERATION || Status == SCAN_STOP_BUS_ENUMERATION) {
        return Status;
      }
    }
  }
  return  SCAN_FINISHED;
}

/*----------------------------------------------------------------------------------------*/
/**
 * Set default Indexes
 *
 *
 * @param[in]   NbConfigPtr     Northbridge configuration block pointer.
 */
/*----------------------------------------------------------------------------------------*/

VOID
LibNbSetDefaultIndexes (
  IN      AMD_NB_CONFIG   *NbConfigPtr
  )
{
  PCI_ADDR  PciAddress;
  PORT      PortId;
  LibNbPciRMW (NbConfigPtr->NbPciAddress.AddressValue | NB_HTIU_INDEX, AccessWidth32, 0x0, 0x0, NbConfigPtr);
  LibNbPciRMW (NbConfigPtr->NbPciAddress.AddressValue | NB_MISC_INDEX, AccessWidth32, 0x0, 0x0, NbConfigPtr);
  LibNbPciRMW (NbConfigPtr->NbPciAddress.AddressValue | NB_BIF_INDEX,  AccessWidth32, 0x0, SB_CORE, NbConfigPtr);
  PciAddress.AddressValue = NbConfigPtr->NbPciAddress.AddressValue;
  for (PortId = MIN_PORT_ID; PortId <= MAX_PORT_ID; PortId++) {
    PciAddress.Address.Device = PortId;
    LibNbPciRMW (PciAddress.AddressValue | NB_BIF_INDEX,  AccessWidth32, 0x0, 0x0, NbConfigPtr);
  }
}