1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
|
/* $NoKeywords:$ */
/**
* @file
*
* mnphykb.c
*
* Northbridge Phy support for KB
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: (Mem/NB/KB)
* @e \$Revision: 87494 $ @e \$Date: 2013-02-04 12:06:47 -0600 (Mon, 04 Feb 2013) $
*
**/
/*****************************************************************************
*
* Copyright (c) 2008 - 2013, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ***************************************************************************
*
*/
/*
*----------------------------------------------------------------------------
* MODULES USED
*
*----------------------------------------------------------------------------
*/
#include "AGESA.h"
#include "amdlib.h"
#include "Ids.h"
#include "mport.h"
#include "ma.h"
#include "mm.h"
#include "mn.h"
#include "mt.h"
#include "mu.h"
#include "OptionMemory.h" // need def for MEM_FEAT_BLOCK_NB
#include "mnkb.h"
#include "PlatformMemoryConfiguration.h"
#include "cpuFamRegisters.h"
#include "Filecode.h"
CODE_GROUP (G3_DXE)
RDATA_GROUP (G3_DXE)
#define FILECODE PROC_MEM_NB_KB_MNPHYKB_FILECODE
/*----------------------------------------------------------------------------
* DEFINITIONS AND MACROS
*
*----------------------------------------------------------------------------
*/
#define UNUSED_CLK 4
/// The structure of TxPrePN tables
typedef struct {
UINT32 Speed; ///< Applied memory speed
UINT16 TxPrePNVal[6]; ///< Table values
} TXPREPN_STRUCT;
/// The entry of individual TxPrePN tables
typedef struct {
UINT8 TxPrePNTblSize; ///< Total Table size
CONST TXPREPN_STRUCT *TxPrePNTblPtr; ///< Pointer to the table
} TXPREPN_ENTRY;
/// Type of an entry for processing phy init compensation for KB
typedef struct {
BIT_FIELD_NAME IndexBitField; ///< Bit field on which the value is decided
BIT_FIELD_NAME StartTargetBitField; ///< First bit field to be modified
BIT_FIELD_NAME EndTargetBitField; ///< Last bit field to be modified
UINT16 ExtraValue; ///< Extra value needed to be written to bit field
CONST TXPREPN_ENTRY *TxPrePN; ///< Pointer to slew rate table
} PHY_COMP_INIT_NB;
/*----------------------------------------------------------------------------
* TYPEDEFS AND STRUCTURES
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* PROTOTYPES OF LOCAL FUNCTIONS
*
*----------------------------------------------------------------------------
*/
BOOLEAN
MemNRdPosTrnKB (
IN OUT MEM_TECH_BLOCK *TechPtr
);
/*----------------------------------------------------------------------------
* EXPORTED FUNCTIONS
*
*----------------------------------------------------------------------------
*/
extern MEM_FEAT_TRAIN_SEQ memTrainSequenceDDR3[];
/* -----------------------------------------------------------------------------*/
/* -----------------------------------------------------------------------------*/
/**
*
*
* This function initializes the DDR phy compensation logic
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
*
*/
VOID
MemNInitPhyCompKB (
IN OUT MEM_NB_BLOCK *NBPtr
)
{
//
// Phy Predriver Calibration Codes for Data/DQS
//
CONST STATIC TXPREPN_STRUCT TxPrePNDataDqsV15KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.5V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0x410, 0x208, 0x104}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNDataDqsV135KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.35V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0xFFF, 0x820, 0x410}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNDataDqsV125KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.25V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0xFFF, 0xFFF, 0xFFF}}
};
CONST STATIC TXPREPN_ENTRY TxPrePNDataDqsKB[] = {
{GET_SIZE_OF (TxPrePNDataDqsV15KB), (TXPREPN_STRUCT *)&TxPrePNDataDqsV15KB},
{GET_SIZE_OF (TxPrePNDataDqsV135KB), (TXPREPN_STRUCT *)&TxPrePNDataDqsV135KB},
{GET_SIZE_OF (TxPrePNDataDqsV125KB), (TXPREPN_STRUCT *)&TxPrePNDataDqsV125KB}
};
//
// Phy Predriver Calibration Codes for Cmd/Addr
//
CONST STATIC TXPREPN_STRUCT TxPrePNCmdAddrV15KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.5V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0x082, 0x041, 0x041, 0x041, 0x000, 0x0C3}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNCmdAddrV135KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.35V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0x186, 0x104, 0x0C3, 0x082, 0x000, 0x208}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNCmdAddrV125KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.25V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0x30C, 0x28A, 0x208, 0x186, 0x000, 0x410}}
};
CONST STATIC TXPREPN_ENTRY TxPrePNCmdAddrKB[] = {
{GET_SIZE_OF (TxPrePNCmdAddrV15KB), (TXPREPN_STRUCT *)&TxPrePNCmdAddrV15KB},
{GET_SIZE_OF (TxPrePNCmdAddrV135KB), (TXPREPN_STRUCT *)&TxPrePNCmdAddrV135KB},
{GET_SIZE_OF (TxPrePNCmdAddrV125KB), (TXPREPN_STRUCT *)&TxPrePNCmdAddrV125KB}
};
//
// Phy Predriver Calibration Codes for Clock
//
CONST STATIC TXPREPN_STRUCT TxPrePNClockV15KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.5V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0xFFF, 0xFFF, 0x820, 0x000, 0xFFF}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNClockV135KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.35V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0xFFF, 0xFFF, 0xFFF, 0x000, 0xFFF}}
};
CONST STATIC TXPREPN_STRUCT TxPrePNClockV125KB[] = {
//{TxPreP, TxPreN}[Speed][Drive Strength] at 1.25V
{DDR667 + DDR800 + DDR1066 + DDR1333 + DDR1600 + DDR1866 + DDR2133, {0xFFF, 0xFFF, 0xFFF, 0xFFF, 0x000, 0xFFF}}
};
CONST STATIC TXPREPN_ENTRY TxPrePNClockKB[] = {
{GET_SIZE_OF (TxPrePNClockV15KB), (TXPREPN_STRUCT *)&TxPrePNClockV15KB},
{GET_SIZE_OF (TxPrePNClockV135KB), (TXPREPN_STRUCT *)&TxPrePNClockV135KB},
{GET_SIZE_OF (TxPrePNClockV125KB), (TXPREPN_STRUCT *)&TxPrePNClockV125KB}
};
//
// Tables to describe the relationship between drive strength bit fields, PreDriver Calibration bit fields and also
// the extra value that needs to be written to specific PreDriver bit fields
//
CONST PHY_COMP_INIT_NB PhyCompInitBitFieldKB[] = {
// 3. Program TxPreP/TxPreN for Data and DQS according toTable 25 if VDDIO is 1.5V or Table 26 if 1.35V.
// A. Program D18F2x9C_x0D0F_0[F,7:0]0[A,6]_dct[1:0]={0000b, TxPreP, TxPreN}.
// B. Program D18F2x9C_x0D0F_0[F,7:0]02_dct[1:0]={0000b, TxPreP, TxPreN}.
{BFDqsDrvStren, BFDataByteTxPreDriverCal2Pad1, BFDataByteTxPreDriverCal2Pad1, 0, TxPrePNDataDqsKB},
{BFDataDrvStren, BFDataByteTxPreDriverCal2Pad2, BFDataByteTxPreDriverCal2Pad2, 0, TxPrePNDataDqsKB},
{BFDataDrvStren, BFDataByteTxPreDriverCal, BFDataByteTxPreDriverCal, 8, TxPrePNDataDqsKB},
// 4. Program TxPreP/TxPreN for Cmd/Addr according to Table 28 if VDDIO is 1.5V or Table 29 if 1.35V.
// A. Program D18F2x9C_x0D0F_[C,8][1:0][12,0E,0A,06]_dct[1:0]={0000b, TxPreP, TxPreN}.
// B. Program D18F2x9C_x0D0F_[C,8][1:0]02_dct[1:0]={1000b, TxPreP, TxPreN}.
{BFCsOdtDrvStren, BFCmdAddr0TxPreDriverCal2Pad1, BFCmdAddr0TxPreDriverCal2Pad2, 0, TxPrePNCmdAddrKB},
{BFAddrCmdDrvStren, BFCmdAddr1TxPreDriverCal2Pad1, BFAddrTxPreDriverCal2Pad4, 0, TxPrePNCmdAddrKB},
{BFCsOdtDrvStren, BFCmdAddr0TxPreDriverCalPad0, BFCmdAddr0TxPreDriverCalPad0, 8, TxPrePNCmdAddrKB},
{BFCkeDrvStren, BFAddrTxPreDriverCalPad0, BFAddrTxPreDriverCalPad0, 8, TxPrePNCmdAddrKB},
{BFAddrCmdDrvStren, BFCmdAddr1TxPreDriverCalPad0, BFCmdAddr1TxPreDriverCalPad0, 8, TxPrePNCmdAddrKB},
// 5. Program TxPreP/TxPreN for Clock according to Table 31 if VDDIO is 1.5V or Table 32 if 1.35V.
// A. Program D18F2x9C_x0D0F_2[2:0]02_dct[1:0]={1000b, TxPreP, TxPreN}.
{BFClkDrvStren, BFClock0TxPreDriverCalPad0, BFClock1TxPreDriverCalPad0, 8, TxPrePNClockKB}
};
CONST PHY_COMP_INIT_NB PhyCompInitBitFieldUpdateKB[] = {
// 3. Program TxPreP/TxPreN for Data and DQS according toTable 25 if VDDIO is 1.5V or Table 26 if 1.35V.
// B. Program D18F2x9C_x0D0F_0[F,7:0]02_dct[1:0]={0000b, TxPreP, TxPreN}.
{BFDataDrvStren, BFDataByteTxPreDriverCal, BFDataByteTxPreDriverCal, 8, TxPrePNDataDqsKB},
};
BIT_FIELD_NAME CurrentBitField;
UINT32 SpeedMask;
UINT8 SizeOfTable;
UINT8 Voltage;
UINT8 i;
UINT8 j;
UINT8 k;
UINT8 Dct;
CONST TXPREPN_STRUCT *TblPtr;
UINT8 TxP;
UINT8 TxN;
UINT32 POdt;
UINT32 NOdt;
Dct = NBPtr->Dct;
NBPtr->SwitchDCT (NBPtr, 0);
// 1. Program D18F2x[1,0]9C_x0000_0008[DisAutoComp, DisablePreDriverCal] = {1b, 1b}.
MemNSetBitFieldNb (NBPtr, BFDisablePredriverCal, 3);
NBPtr->SwitchDCT (NBPtr, Dct);
SpeedMask = (UINT32) 1 << (NBPtr->DCTPtr->Timings.Speed / 66);
Voltage = (UINT8) CONVERT_VDDIO_TO_ENCODED (NBPtr->RefPtr->DDR3Voltage);
for (j = 0; j < GET_SIZE_OF (PhyCompInitBitFieldKB); j ++) {
i = (UINT8) MemNGetBitFieldNb (NBPtr, PhyCompInitBitFieldKB[j].IndexBitField);
ASSERT (i < 4 || i == 5);
TblPtr = (PhyCompInitBitFieldKB[j].TxPrePN[Voltage]).TxPrePNTblPtr;
SizeOfTable = (PhyCompInitBitFieldKB[j].TxPrePN[Voltage]).TxPrePNTblSize;
for (k = 0; k < SizeOfTable; k++, TblPtr++) {
if ((TblPtr->Speed & SpeedMask) != 0) {
for (CurrentBitField = PhyCompInitBitFieldKB[j].StartTargetBitField; CurrentBitField <= PhyCompInitBitFieldKB[j].EndTargetBitField; CurrentBitField ++) {
ASSERT (TblPtr->TxPrePNVal[i] != 0);
MemNSetBitFieldNb (NBPtr, CurrentBitField, ((PhyCompInitBitFieldKB[j].ExtraValue << 12) | TblPtr->TxPrePNVal[i]));
}
break;
}
}
// Asserting if no table is found corresponding to current memory speed.
ASSERT (k < SizeOfTable);
}
NBPtr->SwitchDCT (NBPtr, 0);
// 6. Program D18F2x9C_x0000_0008_dct[1:0]_mp[1:0][DisAutoComp] = 0.
MemNSetBitFieldNb (NBPtr, BFDisablePredriverCal, 1);
NBPtr->SwitchDCT (NBPtr, Dct);
// ODT Calibration Codes Saturation Workaround
if ((NBPtr->MCTPtr->LogicalCpuid.Revision & AMD_F16_KB_A0) != 0) {
// 7. Wait 20us.
MemUWait10ns (20000, NBPtr->MemPtr);
// 8. Program D18F2x9C_x0000_0008_dct[#NUM_DCTS#]_mp[1:0][DisAutoComp] = 1. Wait 20us.
MemNSetBitFieldNb (NBPtr, BFDisablePredriverCal, 3);
MemUWait10ns (20000, NBPtr->MemPtr);
// 9. Compute POdt and NOdt for VDDIO as follows based on Table 44:
// POdt = (SlopeP * D18F2x9C_x0D0F_4001_dct[#NUM_DCTS#][TxP] + InterceptP) / 10000
// POdt = POdt > 63 ? 63 : POdt
// NOdt = (SlopeN * D18F2x9C_x0D0F_4001_dct[#NUM_DCTS#][TxN] + InterceptN) / 10000
// NOdt = NOdt > 63 ? 63 : NOdt
TxP = (UINT8) ((MemNGetBitFieldNb (NBPtr, BFTxP) >> 8) & 0xFF);
IDS_HDT_CONSOLE (MEM_FLOW, "\n\tTxP: %08X\n", TxP);
TxN = (UINT8)MemNGetBitFieldNb (NBPtr, BFTxN);
IDS_HDT_CONSOLE (MEM_FLOW, "\n\tTxN: %08X\n", TxN);
POdt = 0;
NOdt = 0;
if (NBPtr->RefPtr->DDR3Voltage == VOLT1_5) {
POdt = (3497 * TxP + 115010 + 9999) / 10000;
NOdt = (3725 * TxN + 119020 + 9999) / 10000;
} else if (NBPtr->RefPtr->DDR3Voltage == VOLT1_35) {
POdt = (3403 * TxP + 99205 + 9999) / 10000;
NOdt = (3514 * TxN + 112930 + 9999) / 10000;
} else if (NBPtr->RefPtr->DDR3Voltage == VOLT1_25) {
POdt = (2400 * TxP + 119620 + 9999) / 10000;
NOdt = (2971 * TxN + 120050 + 9999) / 10000;
} else {
ASSERT (FALSE);
}
POdt = (POdt > 63) ? 63 : POdt;
IDS_HDT_CONSOLE (MEM_FLOW, "\nOBS357142 POdt: %02X\n", POdt);
NOdt = (NOdt > 63) ? 63 : NOdt;
IDS_HDT_CONSOLE (MEM_FLOW, "\nOBS357142 NOdt: %02X\n", NOdt);
// 10. Broadcast write the computed POdt and NOdt:
// D18F2x9C_x0D0F_1C00_dct[0] = {00b, POdt, 00b, NOdt}.
// D18F2x9C_x0D0F_1C00_dct[0] is the broadcast write address for D18F2x9C_x0D0F_0[F,8:0]0[B,7,3]_dct[0]
MemNSetBitFieldNb (NBPtr, BFPhy0x0D0F0F0B, ((POdt << 8) & 0x3F00) + NOdt);
MemNSetBitFieldNb (NBPtr, BFPhy0x0D0F0F07, ((POdt << 8) & 0x3F00) + NOdt);
MemNSetBitFieldNb (NBPtr, BFPhy0x0D0F0F03, ((POdt << 8) & 0x3F00) + NOdt);
// 11. Set Calibration Valid bit for calibration update according to Table 45, Table 46, or Table 47:
// Program D18F2x9C_x0D0F_0[F,8:0]02_dct[#NUM_DCTS#]={1000b, TxPreP, TxPreN}.
for (j = 0; j < GET_SIZE_OF (PhyCompInitBitFieldUpdateKB); j ++) {
i = (UINT8) MemNGetBitFieldNb (NBPtr, PhyCompInitBitFieldUpdateKB[j].IndexBitField);
ASSERT (i < 4 || i == 5);
TblPtr = (PhyCompInitBitFieldUpdateKB[j].TxPrePN[Voltage]).TxPrePNTblPtr;
SizeOfTable = (PhyCompInitBitFieldUpdateKB[j].TxPrePN[Voltage]).TxPrePNTblSize;
for (k = 0; k < SizeOfTable; k++, TblPtr++) {
if ((TblPtr->Speed & SpeedMask) != 0) {
for (CurrentBitField = PhyCompInitBitFieldUpdateKB[j].StartTargetBitField; CurrentBitField <= PhyCompInitBitFieldUpdateKB[j].EndTargetBitField; CurrentBitField ++) {
ASSERT (TblPtr->TxPrePNVal[i] != 0);
MemNSetBitFieldNb (NBPtr, CurrentBitField, ((PhyCompInitBitFieldUpdateKB[j].ExtraValue << 12) | TblPtr->TxPrePNVal[i]));
}
break;
}
}
// Asserting if no table is found corresponding to current memory speed.
ASSERT (k < SizeOfTable);
}
}
}
/* -----------------------------------------------------------------------------*/
/**
*
*
* This is a general purpose function that executes before DRAM training
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
*
*/
VOID
MemNBeforeDQSTrainingKB (
IN OUT MEM_NB_BLOCK *NBPtr
)
{
UINT8 Dct;
for (Dct = 0; Dct < MAX_DCTS_PER_NODE_KB; Dct++) {
MemNSwitchDCTNb (NBPtr, Dct);
if (NBPtr->DCTPtr->Timings.DctMemSize != 0) {
MemNSetBitFieldNb (NBPtr, BFTrNibbleSel, 0);
//
// 2.10.6.9.2 - BIOS should program D18F2x210_dct[1:0]_nbp[3:0][MaxRdLatency] to 55h.
//
MemNSetBitFieldNb (NBPtr, BFMaxLatency, 0x55);
NBPtr->CsPerDelay = MemNCSPerDelayNb (NBPtr);
}
}
}
/* -----------------------------------------------------------------------------*/
/**
*
*
* This is a function that executes after DRAM training for KB
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
*
*/
VOID
MemNAfterDQSTrainingKB (
IN OUT MEM_NB_BLOCK *NBPtr
)
{
UINT8 Dct;
UINT8 Dimm;
UINT8 Byte;
UINT16 Dly;
MemNBrdcstSetNb (NBPtr, BFMemPhyPllPdMode, 2);
MemNBrdcstSetNb (NBPtr, BFPllLockTime, 0x190);
//
// Synch RdDqs2dDly to RdDqsDly for S3 Save/Restore
//
for (Dct = 0; Dct < MAX_DCTS_PER_NODE_KB; Dct++) {
MemNSwitchDCTNb (NBPtr, Dct);
if (NBPtr->DCTPtr->Timings.DctMemSize != 0) {
if (!(NBPtr->DctCachePtr->Is2Dx4)) {
// Only synch when 1D training has been performed or 2D training with x8 DIMMs
for (Dimm = 0; Dimm < 4; Dimm++) {
for (Byte = 0; Byte < 9; Byte++) {
Dly = (UINT16) MemNGetTrainDlyNb (NBPtr, AccessRdDqsDly, DIMM_BYTE_ACCESS (Dimm, Byte));
MemNSetTrainDlyNb (NBPtr, AccessRdDqs2dDly, DIMM_NBBL_ACCESS (Dimm, Byte * 2), Dly);
MemNSetTrainDlyNb (NBPtr, AccessRdDqs2dDly, DIMM_NBBL_ACCESS (Dimm, (Byte * 2) + 1), Dly);
NBPtr->ChannelPtr->RdDqs2dDlys[(Dimm * MAX_NUMBER_LANES) + (Byte * 2)] = (UINT8) Dly;
NBPtr->ChannelPtr->RdDqs2dDlys[(Dimm * MAX_NUMBER_LANES) + (Byte * 2) + 1] = (UINT8) Dly;
}
}
}
}
}
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function overrides the seed for hardware based RcvEn training of KB.
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *SeedPtr - Pointer to the seed value.
*
* @return TRUE
*/
BOOLEAN
MemNOverrideRcvEnSeedKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *SeedPtr
)
{
UINT16 SeedVal;
UINT8 MaxSolderedDownDimmPerCh;
UINT8 *DimmsPerChPtr;
MaxSolderedDownDimmPerCh = GetMaxSolderedDownDimmsPerChannel (NBPtr->RefPtr->PlatformMemoryConfiguration,
NBPtr->MCTPtr->SocketId, NBPtr->ChannelPtr->ChannelID);
DimmsPerChPtr = FindPSOverrideEntry (NBPtr->RefPtr->PlatformMemoryConfiguration,
PSO_SOLDERED_DOWN_SODIMM_TYPE,
NBPtr->MCTPtr->SocketId,
NBPtr->ChannelPtr->ChannelID,
0, NULL, NULL);
if (MaxSolderedDownDimmPerCh != 0 || DimmsPerChPtr != NULL) {
// Solder-down DRAM
SeedVal = 0x20;
} else if (NBPtr->ChannelPtr->SODimmPresent != 0) {
// SODIMM
SeedVal = 0x32;
} else {
// Unbuffered dimm
SeedVal = 0x32;
}
*(UINT16 *)SeedPtr = SeedVal - (0x20 * (UINT16) MemNGetBitFieldNb (NBPtr, BFWrDqDqsEarly));
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function choose the correct PllLockTime for KB
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *PllLockTime - Bit offset of the field to be programmed
*
* @return TRUE
*/
BOOLEAN
MemNAdjustPllLockTimeKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *PllLockTime
)
{
if (MemNGetBitFieldNb (NBPtr, BFMemPhyPllPdMode) == 2) {
*(UINT16*) PllLockTime = 0x190;
}
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function overrides the seed for hardware based WL for KB.
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *SeedPtr - Pointer to the seed value.
*
* @return TRUE
*/
BOOLEAN
MemNOverrideWLSeedKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *SeedPtr
)
{
UINT8 MaxSolderedDownDimmPerCh;
UINT8 *DimmsPerChPtr;
MaxSolderedDownDimmPerCh = GetMaxSolderedDownDimmsPerChannel (NBPtr->RefPtr->PlatformMemoryConfiguration,
NBPtr->MCTPtr->SocketId, NBPtr->ChannelPtr->ChannelID);
DimmsPerChPtr = FindPSOverrideEntry (NBPtr->RefPtr->PlatformMemoryConfiguration,
PSO_SOLDERED_DOWN_SODIMM_TYPE,
NBPtr->MCTPtr->SocketId,
NBPtr->ChannelPtr->ChannelID,
0, NULL, NULL);
if (MaxSolderedDownDimmPerCh != 0 || DimmsPerChPtr != NULL) {
// Solder-down DRAM
*(UINT8*) SeedPtr = 0xE;
} else if (NBPtr->ChannelPtr->SODimmPresent != 0) {
// SODIMM
*(UINT8*) SeedPtr = 0xE;
} else {
// Unbuffered dimm
*(UINT8*) SeedPtr = 0x15;
}
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
*
* This function adjusts Avg PRE value of Phy fence training for KB.
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Value16 - Pointer to the value that we want to adjust
*
*/
VOID
MemNPFenceAdjustKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT INT16 *Value16
)
{
// If FenceTrSel != 00b subtract Char.Temp:8
if (MemNGetBitFieldNb (NBPtr, BFFenceTrSel) != 0) {
*Value16 -= 8;
}
if (*Value16 < 0) {
*Value16 = 0;
}
// This makes sure the phy fence value will be written to M1 context as well.
MULTI_MPSTATE_COPY_TSEFO (NBPtr->NBRegTable, BFPhyFence);
}
/* -----------------------------------------------------------------------------*/
/**
*
*
* This function programs Fence2RxDll for KB.
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Fence2Data - Pointer to the value of fence2 data
*
*/
BOOLEAN
MemNProgramFence2RxDllKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *Fence2Data
)
{
UINT16 Fence2RxDllTxPad;
UINT16 Fence2Value;
UINT16 Fence1;
Fence2Value = (UINT16) MemNGetBitFieldNb (NBPtr, BFFence2);
Fence2RxDllTxPad = (*(UINT16*) Fence2Data & 0x1F) | (((*(UINT16*) Fence2Data >> 5) & 0x1F) << 10);
Fence2Value &= ~(UINT16) ((0x1F << 10) | 0x1F);
Fence2Value |= Fence2RxDllTxPad;
MemNSetBitFieldNb (NBPtr, BFFence2, Fence2Value);
if (NBPtr->MemPstateStage == MEMORY_PSTATE_1ST_STAGE) {
MAKE_TSEFO (NBPtr->NBRegTable, DCT_PHY_ACCESS, 0x0C, 30, 16, BFPhyFence);
Fence1 = (UINT16) MemNGetBitFieldNb (NBPtr, BFPhyFence);
MemNSetBitFieldNb (NBPtr, BFChAM1FenceSave, Fence1);
}
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function checks if RdDqsDly needs to be restarted for Kabini
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Center - Center of the data eye
*
* @return TRUE
*/
BOOLEAN
MemNRdDqsDlyRestartChkKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *Center
)
{
INT8 EyeCenter;
UINT8 ByteLane;
BOOLEAN RetVal;
MEM_TECH_BLOCK *TechPtr;
CH_DEF_STRUCT *ChanPtr;
TechPtr = NBPtr->TechPtr;
ChanPtr = NBPtr->ChannelPtr;
ByteLane = NBPtr->TechPtr->Bytelane;
RetVal = TRUE;
// If the average value of passing read DQS delay for the lane is negative, then adjust the input receiver
// DQ delay in D18F2x9C_x0D0F_0[F,7:0][5F,1F]_dct[1:0] for the lane as follows:
EyeCenter = ((INT8) ChanPtr->RdDqsMinDlys[ByteLane] + (INT8) ChanPtr->RdDqsMaxDlys[ByteLane] + 1) / 2;
if ((EyeCenter < 0) && (NBPtr->RdDqsDlyRetrnStat != RDDQSDLY_RTN_SUSPEND)) {
IDS_HDT_CONSOLE (MEM_FLOW, " Negative data eye center.\n");
if (MemNGetBitFieldNb (NBPtr, BFRxDqInsDly) < 3) {
// IF (RxDqInsDly < 3) THEN increment RxDqInsDly and repeat step 3 above for all ranks and lanes
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\tRxDqInsDly < 3, increment it and restart RdDqsDly training on current Dct.\n");
MemNSetBitFieldNb (NBPtr, BFRxDqInsDly, MemNGetBitFieldNb (NBPtr, BFRxDqInsDly) + 1);
NBPtr->RdDqsDlyRetrnStat = RDDQSDLY_RTN_ONGOING;
// When Retrain condition is detected, record the current chipsel at which the retrain starts
// so we don't need to retrain RcvEnDly and WrDatDly on the chipsels that are already done with these steps.
if (TechPtr->RestartChipSel < ((INT8) TechPtr->ChipSel)) {
TechPtr->RestartChipSel = (INT8) TechPtr->ChipSel;
}
RetVal = FALSE;
} else {
// ELSE program the read DQS delay for the lane with a value of zero
IDS_HDT_CONSOLE (MEM_FLOW, " ");
IDS_HDT_CONSOLE (MEM_FLOW, "Center of data eye is still negative after 2 retires. Do not restart training, just use 0\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t ");
*(UINT8 *) Center = 0;
}
}
return RetVal;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function executes RdDQS training
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
*
* @return TRUE - All bytelanes pass
* @return FALSE - Some bytelanes fail
*/
BOOLEAN
MemNRdPosTrnKB (
IN OUT MEM_TECH_BLOCK *TechPtr
)
{
BOOLEAN RetVal;
if (((INT8) TechPtr->ChipSel) > TechPtr->RestartChipSel) {
RetVal = MemTRdPosWithRxEnDlySeeds3 (TechPtr);
} else {
// Skip RcvEnDly cycle training when current chip select has already gone through that step.
// Because a retrain condition can only be detected on a chip select after RcvEnDly cycle training
// So when current chip select is equal to RestartChipSel, we don't need to redo RcvEnDly cycle training.
// Only redo DQS position training.
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\t\tSkip RcvEnDly Cycle Training on Current Chip Select.\n\n");
RetVal = MemTTrainDQSEdgeDetect (TechPtr);
}
return RetVal;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function skips WrDatDly training when a retrain condition is just detected
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *ChipSel - Pointer to ChipSel
*
* @return TRUE
*/
BOOLEAN
MemNHookBfWrDatTrnKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *ChipSel
)
{
BOOLEAN RetVal;
RetVal = TRUE;
if (NBPtr->RdDqsDlyRetrnStat == RDDQSDLY_RTN_ONGOING) {
NBPtr->RdDqsDlyRetrnStat = RDDQSDLY_RTN_NEEDED;
// Clear chipsel value to force a restart of Rd Dqs Training
if (NBPtr->CsPerDelay == 1) {
*(UINT8 *) ChipSel = 0xFF;
} else {
*(UINT8 *) ChipSel = 0xFE;
}
RetVal = FALSE;
} else if (((INT8) NBPtr->TechPtr->ChipSel) < NBPtr->TechPtr->RestartChipSel) {
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\tSkip WrDatDly Training on Current Chip Select.\n\n");
// Skip WrDatDly training when current chip select has gone through WrDatDly procedure
// A retrain is detected during RdDqsDly training, so if RestartChipSel is equal to current
// chip select, then WrDatDly has not been started for current chip select in the previous cycle.
// However, RcvEnDly cycle training has been done for current chip select.
// So we don't need to do RcvEnDly cycle training when current chip select is equal to RestartChipSel
// but we need to do WrDatDly training for current chip select.
RetVal = FALSE;
}
// when return is FALSE, WrDatDly training will be skipped
return RetVal;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function sets up output driver and write leveling mode in MR1 during WL
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Value - MR1 value
*
* @return TRUE
*/
BOOLEAN
MemNWLMR1KB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *Value
)
{
BOOLEAN Target;
// For the target rank of the target DIMM, enable write leveling mode and enable the output driver.
// For all other ranks of the target DIMM, enable write leveling mode and disable the output driver.
Target = (BOOLEAN) (*(UINT16 *) Value >> 7) & 1;
if (NBPtr->CsPerDelay == 1) {
// Clear Qoff and reset it based on KB requirement
*(UINT16 *) Value &= ~((UINT16) 1 << 12);
if (!Target) {
*(UINT16 *) Value |= (((UINT16) 1 << 7) | ((UINT16) 1 << 12));
}
}
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function programs POdtOff to disable/enable receiver pad termination
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Value - POdtOff value
*
* @return TRUE
*/
BOOLEAN
MemNProgramPOdtOffKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *Value
)
{
MemNSetBitFieldNb (NBPtr, BFPOdtOff, (*(BOOLEAN *) Value) ? 0x1000 : 0);
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function adjust the SeedGross value for hardware Receiver Enable Training
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] *Value - POdtOff value
*
* @return TRUE
*/
BOOLEAN
MemNAdjustHwRcvEnSeedGrossKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *Value
)
{
UINT16 SeedGross;
UINT32 MemClkSpeed;
// Program D18F2x9C_x0000_00[2A:10]_dct[0]_mp[1:0][DqsRcvEnGrossDelay] = IF ((NBCOF / DdrRate
// < 1) && (D18F2x200_dct[0]_mp[1:0][Tcl]=5) && (SeedGross<1) THEN 1 ELSE SeedGross ENDIF.
MemClkSpeed = NBPtr->DCTPtr->Timings.Speed;
SeedGross = *(UINT16 *)Value;
if (NBPtr->NBClkFreq < (UINT32) (MemClkSpeed * 2) && MemNGetBitFieldNb (NBPtr, BFTcl) == 5 && SeedGross < 1) {
SeedGross = 1;
}
*(UINT16 *)Value = SeedGross;
return TRUE;
}
/*-----------------------------------------------------------------------------
*
*
* This function calculates the value of WrDqDqsEarly and programs it into
* the DCT and adds it to the WrDqsGrossDelay of each byte lane on each
* DIMM of the channel.
*
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] OptParam - Optional parameter
*
* @return TRUE
* ----------------------------------------------------------------------------
*/
BOOLEAN
MemNCalcWrDqDqsEarlyKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *OptParam
)
{
MEM_TECH_BLOCK *TechPtr;
DCT_STRUCT *DCTPtr;
CH_DEF_STRUCT *ChannelPtr;
UINT8 Dimm;
UINT8 ByteLane;
UINT8 *WrDqsDlysPtr;
UINT8 WrDqDqsEarly;
UINT8 ChipSel;
ASSERT ((NBPtr->IsSupported[WLSeedAdjust]) && (NBPtr->IsSupported[WLNegativeDelay]));
TechPtr = NBPtr->TechPtr;
ChannelPtr = NBPtr->ChannelPtr;
DCTPtr = NBPtr->DCTPtr;
ASSERT (NBPtr != NULL);
ASSERT (ChannelPtr != NULL);
ASSERT (DCTPtr != NULL);
//
// For each DIMM:
// - The Critical Gross Delay (CGD) is the minimum GrossDly of all byte lanes and all DIMMs.
// - If (CGD < 0) Then
// - D18F2xA8_dct[1:0][WrDqDqsEarly] = ABS(CGD)
// - WrDqsGrossDly = GrossDly + WrDqDqsEarly
// - Else
// - D18F2xA8_dct[1:0][WrDqDqsEarly] = 1.
// - WrDqsGrossDly = GrossDly + 1
//
IDS_HDT_CONSOLE (MEM_FLOW, "\t\tCalculating WrDqDqsEarly, adjusting WrDqs.\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t\tMin. Critical Delay: %x\n", TechPtr->WLCriticalDelay);
if (TechPtr->WLCriticalDelay < 0) {
// We've saved the entire negative delay value, so take the ABS and convert to GrossDly.
WrDqDqsEarly = (UINT8) (0x00FF &((((ABS (TechPtr->WLCriticalDelay)) + 0x1F) / 0x20)));
} else {
WrDqDqsEarly = 1;
}
IDS_HDT_CONSOLE (MEM_FLOW, "\t\tWrDqDqsEarly : %02x\n\n", WrDqDqsEarly);
//
// Loop through All WrDqsDlys on all DIMMs
//
for (ChipSel = 0; ChipSel < NBPtr->CsPerChannel; ChipSel = ChipSel + NBPtr->CsPerDelay) {
if ((NBPtr->MCTPtr->Status[SbLrdimms]) ? ((NBPtr->ChannelPtr->LrDimmPresent & ((UINT8) 1 << (ChipSel >> 1))) != 0) :
((DCTPtr->Timings.CsEnabled & ((UINT16) ((NBPtr->CsPerDelay == 2)? 3 : 1) << ChipSel)) != 0)) {
//
// If LRDIMMs, only include the physical dimms, not logical Dimms
//
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\tCS %x:", ChipSel);
Dimm = ChipSel / NBPtr->CsPerDelay;
WrDqsDlysPtr = &(ChannelPtr->WrDqsDlys[(Dimm * TechPtr->DlyTableWidth ())]);
for (ByteLane = 0; ByteLane < (NBPtr->MCTPtr->Status[SbEccDimms] ? 9 : 8); ByteLane++) {
WrDqsDlysPtr[ByteLane] += (WrDqDqsEarly << 5);
NBPtr->SetTrainDly (NBPtr, AccessWrDqsDly, DIMM_BYTE_ACCESS (Dimm, ByteLane), WrDqsDlysPtr[ByteLane]);
IDS_HDT_CONSOLE (MEM_FLOW, " %02x", WrDqsDlysPtr[ByteLane]);
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n");
}
}
MemNSetBitFieldNb (NBPtr, BFWrDqDqsEarly, WrDqDqsEarly);
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
*
* This function sets phy power saving related settings in different MPstate context.
*
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
*
* @return none
* ----------------------------------------------------------------------------
*/
VOID
MemNPhyPowerSavingMPstateKB (
IN OUT MEM_NB_BLOCK *NBPtr
)
{
STATIC UINT8 RxSequence[] = {8, 4, 3, 5, 2, 6, 1, 7, 0};
STATIC UINT8 TxSequence[] = {0, 7, 1, 6, 2, 5, 3, 4, 8};
UINT16 DllPower[9];
UINT8 NumLanes;
UINT8 DllWakeTime;
UINT8 MaxRxStggrDly;
UINT8 MinRcvEnGrossDly;
UINT8 MinWrDqsGrossDly;
UINT8 dRxStggrDly;
UINT8 dTxStggrDly;
UINT8 TempStggrDly;
UINT8 MaxTxStggrDly;
UINT8 Tcl;
UINT8 Tcwl;
UINT8 WrDqDqsEarly;
UINT8 i;
UINT8 j;
// 3. Program D18F2x9C_x0D0F_0[F,8:0]30_dct[0][PwrDn] to disable the ECC lane if
// D18F2x90_dct[0][DimmEccEn]==0.
if (NBPtr->IsSupported[CheckEccDLLPwrDnConfig]) {
if (!NBPtr->MCTPtr->Status[SbEccDimms]) {
MemNSetBitFieldNb (NBPtr, BFEccDLLPwrDnConf, 0x0010);
}
}
IDS_HDT_CONSOLE (MEM_FLOW, "Start Phy power saving setting for memory Pstate %d\n", NBPtr->MemPstate);
// 4. Program D18F2x9C_x0D0F_0[F,8:0]13_dct[1:0][DllDisEarlyU] = 1b.
// 5. Program D18F2x9C_x0D0F_0[F,8:0]13_dct[1:0][DllDisEarlyL] = 1b.
// 6. D18F2x9C_x0D0F_0[F,7:0][53,13]_dct[1:0][RxDqsUDllPowerDown] = 1.
MemNSetBitFieldNb (NBPtr, BFPhy0x0D0F0F13, MemNGetBitFieldNb (NBPtr, BFPhy0x0D0F0F13) | 0x83);
// 7. D18F2x9C_x0D0F_812F_dct[1:0][PARTri] = ~D18F2x90_dct[1:0][ParEn].
// 8. D18F2x9C_x0D0F_812F_dct[1:0][Add17Tri, Add16Tri] = {1b, 1b}
if (NBPtr->MemPstate == MEMORY_PSTATE0) {
MemNSetBitFieldNb (NBPtr, BFAddrCmdTri, MemNGetBitFieldNb (NBPtr, BFAddrCmdTri) | 0xA1);
}
// 9. IF (DimmsPopulated == 1)&& ((D18F2x9C_x0000_0000_dct[1:0]_mp[1:0][CkeDrvStren]==010b) ||
// (D18F2x9C_x0000_0000_dct[1:0]_mp[1:0][CkeDrvStren]==011b)) THEN THEN
// program D18F2x9C_x0D0F_C0[40,00]_dct[1:0][LowPowerDrvStrengthEn] = 1
// ELSE program D18F2x9C_x0D0F_C0[40,00]_dct[1:0][LowPowerDrvStrengthEn] = 0 ENDIF.
if ((NBPtr->ChannelPtr->Dimms == 1) && ((MemNGetBitFieldNb (NBPtr, BFCkeDrvStren) == 2) || (MemNGetBitFieldNb (NBPtr, BFCkeDrvStren) == 3))) {
MemNSetBitFieldNb (NBPtr, BFLowPowerDrvStrengthEn, 0x100);
}
// 11. Program D18F2x9C_x0D0F_0[F,7:0][50,10]_dct[1:0][EnRxPadStandby] = IF
// (D18F2x94_dct[1:0][MemClkFreq] <= 800 MHz) THEN 1 ELSE 0 ENDIF.
MemNSetBitFieldNb (NBPtr, BFEnRxPadStandby, (NBPtr->DCTPtr->Timings.Speed <= DDR1600_FREQUENCY) ? 0x1000 : 0);
// 12. Program D18F2x9C_x0000_000D_dct[1:0]_mp[1:0] as follows:
// If (DDR rate < = 1600) TxMaxDurDllNoLock = RxMaxDurDllNoLock = 8h
// else TxMaxDurDllNoLock = RxMaxDurDllNoLock = 7h.
if (NBPtr->DCTPtr->Timings.Speed <= DDR1600_FREQUENCY) {
MemNSetBitFieldNb (NBPtr, BFRxMaxDurDllNoLock, 8);
MemNSetBitFieldNb (NBPtr, BFTxMaxDurDllNoLock, 8);
} else {
MemNSetBitFieldNb (NBPtr, BFRxMaxDurDllNoLock, 7);
MemNSetBitFieldNb (NBPtr, BFTxMaxDurDllNoLock, 7);
}
// TxCPUpdPeriod = RxCPUpdPeriod = 011b.
MemNSetBitFieldNb (NBPtr, BFRxCPUpdPeriod, 3);
MemNSetBitFieldNb (NBPtr, BFTxCPUpdPeriod, 3);
// TxDLLWakeupTime = RxDLLWakeupTime = 11b.
MemNSetBitFieldNb (NBPtr, BFRxDLLWakeupTime, 3);
MemNSetBitFieldNb (NBPtr, BFTxDLLWakeupTime, 3);
IDS_SKIP_HOOK (IDS_DLLSTAGGERDLY_OVERRIDE, NULL, &(NBPtr->MemPtr->StdHeader)) {
// 12. Program D18F2x9C_x0D0F_0[F,7:0][5C,1C]_dct[1:0] as follows.
// Let Numlanes = 8. = 9 with ECC.
NumLanes = (NBPtr->MCTPtr->Status[SbEccDimms] && NBPtr->IsSupported[EccByteTraining]) ? 9 : 8;
// RxDllStggrEn = TxDllStggrEn = 1.
for (i = 0; i < 9; i ++) {
DllPower[i] = 0x8080;
}
// 13. If (DDR rate > = 1866) DllWakeTime = 1, Else DllWakeTime = 0.
DllWakeTime = (NBPtr->DCTPtr->Timings.Speed >= DDR1866_FREQUENCY) ? 1 : 0;
// Let MaxRxStggrDly = ((Tcl-1)*2) + MIN(DqsRcvEnGrossDelay for all byte lanes (see D18F2x9C_x0000_00[2A:10]_dct[1:0]_mp[1:0])) - 6.
MinRcvEnGrossDly = NBPtr->TechPtr->GetMinMaxGrossDly (NBPtr->TechPtr, AccessRcvEnDly, FALSE);
Tcl = (UINT8) MemNGetBitFieldNb (NBPtr, BFTcl);
ASSERT (Tcl >= 1);
ASSERT (((Tcl - 1) * 2 + MinRcvEnGrossDly) >= 6);
MaxRxStggrDly = (Tcl - 1) * 2 + MinRcvEnGrossDly - 6;
// Let (real) dRxStggrDly = (MaxRxStggrDly - DllWakeTime) / (Numlanes - 1).
ASSERT (MaxRxStggrDly >= DllWakeTime);
dRxStggrDly = (MaxRxStggrDly - DllWakeTime) / (NumLanes - 1);
IDS_HDT_CONSOLE (MEM_FLOW, "\tMinimum RcvEnGrossDly: 0x%02x MaxRxStggrDly: 0x%02x dRxStggrDly: 0x%02x\n", MinRcvEnGrossDly, MaxRxStggrDly, dRxStggrDly);
// For each byte lane in the ordered sequence {8, 4, 3, 5, 2, 6, 1, 7, 0}, program RxDllStggrDly[5:0] = an
// increasing value, starting with 0 for the first byte lane in the sequence and increasing at a rate of dRxStggrDly
// for each subsequent byte lane. Convert the real to integer by rounding down or using C (int) typecast after linearization.
for (i = 9 - NumLanes, j = 0; i < 9; i ++, j ++) {
TempStggrDly = ((MaxRxStggrDly - DllWakeTime) * j + NumLanes - 2) / (NumLanes - 1);
DllPower[RxSequence[i]] |= ((TempStggrDly & 0x3F) << 8);
}
// Let MaxTxStggrDly = MIN(((Tcwl-1)*2) + MIN(WrDqsGrossDly for all byte lanes) - WrDqDqsEarly -
// 4, MaxRxStggrDly)
Tcwl = (UINT8) MemNGetBitFieldNb (NBPtr, BFTcwl);
WrDqDqsEarly = (UINT8) MemNGetBitFieldNb (NBPtr, BFWrDqDqsEarly);
MinWrDqsGrossDly = NBPtr->TechPtr->GetMinMaxGrossDly (NBPtr->TechPtr, AccessWrDqsDly, FALSE);
ASSERT (Tcwl >= 1);
ASSERT ((Tcwl - 1) * 2 + MinWrDqsGrossDly - WrDqDqsEarly >= 4);
MaxTxStggrDly = MIN ((Tcwl - 1) * 2 + MinWrDqsGrossDly - WrDqDqsEarly - 4, MaxRxStggrDly);
// Let dTxStggrDly = (MaxTxStggrDly - DllWakeTime) / (Numlanes - 1).
ASSERT (MaxTxStggrDly >= DllWakeTime);
dTxStggrDly = (MaxTxStggrDly - DllWakeTime) / (NumLanes - 1);
// For each byte lane in the ordered sequence {8, 4, 3, 5, 2, 6, 1, 7, 0}, program TxDllStggrDly[5:0] = an
// increasing integer value, starting with 0 for the first byte lane in the sequence and increasing at a rate of
// dTxStggrDly for each subsequent byte lane.
IDS_HDT_CONSOLE (MEM_FLOW, "\tMinimum WrDqsGrossDly: 0x%02x MaxTxStggrDly: 0x%02x dTxStggrDly: 0x%02x\n", MinWrDqsGrossDly, MaxTxStggrDly, dTxStggrDly);
for (i = 0, j = 0; i < NumLanes; i ++, j ++) {
TempStggrDly = ((MaxTxStggrDly - DllWakeTime) * j + NumLanes - 2) / (NumLanes - 1);
DllPower[TxSequence[i]] |= (TempStggrDly & 0x3F);
}
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\t\tByte Lane : ECC 07 06 05 04 03 02 01 00\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\t\tDll Power : %04x %04x %04x %04x %04x %04x %04x %04x %04x\n",
DllPower[8], DllPower[7], DllPower[6], DllPower[5], DllPower[4], DllPower[3], DllPower[2], DllPower[1], DllPower[0]);
for (i = 0; i < NumLanes; i ++) {
MemNSetBitFieldNb (NBPtr, BFDataByteDllPowerMgnByte0 + i, (MemNGetBitFieldNb (NBPtr, BFDataByteDllPowerMgnByte0 + i) & 0x4040) | DllPower[i]);
}
}
// 14. For M0 & M1 context program RxChMntClkEn=RxSsbMntClkEn=0.
MemNSetBitFieldNb (NBPtr, BFRxChMntClkEn, 0);
MemNSetBitFieldNb (NBPtr, BFRxSsbMntClkEn, 0);
// 15. Program D18F2x9C_x0D0F_0[F,8:0]30_dct[0][TxPclkGateEn,PchgPdPClkGateEn,DataCtlPipePclkGateEn] = {1, 1, 1}
MemNSetBitFieldNb (NBPtr, BFTxPclkGateEn, 1 << 9);
MemNSetBitFieldNb (NBPtr, BFPchgPdPclkGateEn, 1 << 7);
MemNSetBitFieldNb (NBPtr, BFDataCtlPipePclkGateEn, 1 << 6);
IDS_OPTION_HOOK (IDS_PHY_DLL_STANDBY_CTRL, NBPtr, &NBPtr->MemPtr->StdHeader);
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function programs Vref according to platform requirements
*
* @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
* @param[in,out] OptParam - Optional parameter
*
* @return TRUE
*/
BOOLEAN
MemNPhyInitVrefKB (
IN OUT MEM_NB_BLOCK *NBPtr,
IN OUT VOID *OptParam
)
{
MemNBrdcstSetNb (NBPtr, BFVrefSel, (NBPtr->RefPtr->ExternalVrefCtl ? 0x0002 : 0x0001));
return TRUE;
}
|