1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
|
/* $NoKeywords:$ */
/**
* @file
*
* mtthrcSt.c
*
* Phy assisted DQS receiver enable seedless training
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: (Mem/Tech)
* @e \$Revision: 63425 $ @e \$Date: 2011-12-22 11:24:10 -0600 (Thu, 22 Dec 2011) $
*
**/
/*****************************************************************************
*
* Copyright 2008 - 2012 ADVANCED MICRO DEVICES, INC. All Rights Reserved.
*
* AMD is granting you permission to use this software (the Materials)
* pursuant to the terms and conditions of your Software License Agreement
* with AMD. This header does *NOT* give you permission to use the Materials
* or any rights under AMD's intellectual property. Your use of any portion
* of these Materials shall constitute your acceptance of those terms and
* conditions. If you do not agree to the terms and conditions of the Software
* License Agreement, please do not use any portion of these Materials.
*
* CONFIDENTIALITY: The Materials and all other information, identified as
* confidential and provided to you by AMD shall be kept confidential in
* accordance with the terms and conditions of the Software License Agreement.
*
* LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
* PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
* WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
* MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
* OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
* IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
* (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
* INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE,
* GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
* RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE
* EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
* THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
*
* AMD does not assume any responsibility for any errors which may appear in
* the Materials or any other related information provided to you by AMD, or
* result from use of the Materials or any related information.
*
* You agree that you will not reverse engineer or decompile the Materials.
*
* NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
* further information, software, technical information, know-how, or show-how
* available to you. Additionally, AMD retains the right to modify the
* Materials at any time, without notice, and is not obligated to provide such
* modified Materials to you.
*
* U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with
* "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is
* subject to the restrictions as set forth in FAR 52.227-14 and
* DFAR252.227-7013, et seq., or its successor. Use of the Materials by the
* Government constitutes acknowledgement of AMD's proprietary rights in them.
*
* EXPORT ASSURANCE: You agree and certify that neither the Materials, nor any
* direct product thereof will be exported directly or indirectly, into any
* country prohibited by the United States Export Administration Act and the
* regulations thereunder, without the required authorization from the U.S.
* government nor will be used for any purpose prohibited by the same.
* ***************************************************************************
*
*/
/*
*----------------------------------------------------------------------------
* MODULES USED
*
*----------------------------------------------------------------------------
*/
#include "AGESA.h"
#include "amdlib.h"
#include "Ids.h"
#include "mm.h"
#include "mn.h"
#include "mt.h"
#include "mttEdgeDetect.h"
#include "Filecode.h"
CODE_GROUP (G1_PEICC)
RDATA_GROUP (G1_PEICC)
#define FILECODE PROC_MEM_TECH_MTTHRCSEEDTRAIN_FILECODE
/*----------------------------------------------------------------------------
3 * DEFINITIONS AND MACROS
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* TYPEDEFS AND STRUCTURES
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* PROTOTYPES OF LOCAL FUNCTIONS
*
*----------------------------------------------------------------------------
*/
VOID
STATIC
MemTRdPosRxEnSeedSetDly3 (
IN OUT MEM_TECH_BLOCK *TechPtr,
IN OUT UINT16 RcvEnDly,
IN OUT UINT8 ByteLane
);
VOID
STATIC
MemTRdPosRxEnSeedCheckRxEndly3 (
IN OUT MEM_TECH_BLOCK *TechPtr
);
/*----------------------------------------------------------------------------
* EXPORTED FUNCTIONS
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* LOCAL FUNCTIONS
*
*----------------------------------------------------------------------------
*/
/*-----------------------------------------------------------------------------
*
*
* This function checks each bytelane for no window error.
*
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
* @param[in,out] OptParam - Optional parameter
*
* @return TRUE
* ----------------------------------------------------------------------------
*/
BOOLEAN
MemTTrackRxEnSeedlessRdWrNoWindBLError (
IN OUT MEM_TECH_BLOCK *TechPtr,
IN OUT VOID *OptParam
)
{
UINT8 i;
SWEEP_INFO SweepData;
SweepData = *(SWEEP_INFO*)OptParam;
for (i = 0; i < ((TechPtr->NBPtr->MCTPtr->Status[SbEccDimms] && TechPtr->NBPtr->IsSupported[EccByteTraining]) ? 9 : 8) ; i++) {
//
/// Skip Bytelanes that have already reached the desired result
//
if ((SweepData.ResultFound & ((UINT16)1 << i)) == 0) {
if (SweepData.TrnDelays[i] == SweepData.EndDelay) {
if ((SweepData.EndResult & ((UINT16) (1 << i))) != 0) {
TechPtr->ByteLaneError[i] = TRUE;
} else {
TechPtr->ByteLaneError[i] = FALSE;
}
}
}
}
return TRUE;
}
/*-----------------------------------------------------------------------------
*
*
* This function checks each bytelane for small window error.
*
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
* @param[in,out] OptParam - Optional parameter(Unused)
*
* @return TRUE
* ----------------------------------------------------------------------------
*/
BOOLEAN
MemTTrackRxEnSeedlessRdWrSmallWindBLError (
IN OUT MEM_TECH_BLOCK *TechPtr,
IN OUT VOID *OptParam
)
{
TechPtr->ByteLaneError[TechPtr->Bytelane] = TRUE;
return TRUE;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function sets the RxEn delay
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
* @param[in,out] *RcvEnDly - Receiver Enable Delay
* @param[in,out] *ByteLane - Bytelane
*
*/
VOID
STATIC
MemTRdPosRxEnSeedSetDly3 (
IN OUT MEM_TECH_BLOCK *TechPtr,
IN OUT UINT16 RcvEnDly,
IN OUT UINT8 ByteLane
)
{
TechPtr->NBPtr->ChannelPtr->RcvEnDlys[(TechPtr->ChipSel / TechPtr->NBPtr->CsPerDelay) * TechPtr->DlyTableWidth () + ByteLane] = RcvEnDly;
TechPtr->NBPtr->SetTrainDly (TechPtr->NBPtr, AccessRcvEnDly, DIMM_BYTE_ACCESS ((TechPtr->ChipSel / TechPtr->NBPtr->CsPerDelay), ByteLane), RcvEnDly);
TechPtr->NBPtr->FamilySpecificHook[ResetRxFifoPtr] (TechPtr->NBPtr, TechPtr->NBPtr);
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function determines if the currert RxEn delay settings have failed
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
*
*/
VOID
STATIC
MemTRdPosRxEnSeedCheckRxEndly3 (
IN OUT MEM_TECH_BLOCK *TechPtr
)
{
UINT8 MaxDlyDimm;
TechPtr->FindMaxDlyForMaxRdLat (TechPtr, &MaxDlyDimm);
TechPtr->NBPtr->SetMaxLatency (TechPtr->NBPtr, TechPtr->MaxDlyForMaxRdLat);
TechPtr->DqsRdWrPosSaved = 0;
MemTTrainDQSEdgeDetect (TechPtr);
}
/* -----------------------------------------------------------------------------*/
/**
*
* This function executes RdDQS training and if fails adjusts the RxEn Gross results for
* each bytelane
*
* @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
*
* @return TRUE - All bytelanes pass
* @return FALSE - Some bytelanes fail
*/
BOOLEAN
MemTRdPosWithRxEnDlySeeds3 (
IN OUT MEM_TECH_BLOCK *TechPtr
)
{
UINT8 ByteLane;
UINT16 PassTestRxEnDly[MAX_BYTELANES_PER_CHANNEL + 1];
UINT16 FailTestRxEnDly[MAX_BYTELANES_PER_CHANNEL + 1];
UINT16 FinalRxEnCycle[MAX_BYTELANES_PER_CHANNEL + 1];
UINT16 RxOrig[MAX_BYTELANES_PER_CHANNEL];
UINT8 i;
UINT8 j;
UINT8 NumBLWithTargetFound;
UINT8 MaxByteLanes;
INT16 RxEn;
BOOLEAN status;
BOOLEAN EsbNoDqsPosSave;
BOOLEAN OutOfRange[MAX_BYTELANES_PER_CHANNEL];
BOOLEAN ByteLanePass[MAX_BYTELANES_PER_CHANNEL];
BOOLEAN ByteLaneFail[MAX_BYTELANES_PER_CHANNEL];
BOOLEAN RxEnMemClkTested[MAX_BYTELANES_PER_CHANNEL][MAX_POS_RX_EN_SEED_GROSS_RANGE];
BOOLEAN RxEnMemClkSt[MAX_BYTELANES_PER_CHANNEL][MAX_POS_RX_EN_SEED_GROSS_RANGE];
BOOLEAN RxEnDlyTargetFound[MAX_BYTELANES_PER_CHANNEL];
BOOLEAN DlyWrittenToReg[MAX_BYTELANES_PER_CHANNEL];
UINT16 RxEnDlyTargetValue[MAX_BYTELANES_PER_CHANNEL];
UINT8 AllByteLanesOutOfRange;
UINT8 AllByteLanesSaved;
UINT8 TotalByteLanesCheckedForSaved;
UINT8 MemClkCycle;
MEM_NB_BLOCK *NBPtr;
CH_DEF_STRUCT *ChannelPtr;
NBPtr = TechPtr->NBPtr;
ChannelPtr = TechPtr->NBPtr->ChannelPtr;
NumBLWithTargetFound = 0;
status = FALSE;
EsbNoDqsPosSave = TechPtr->NBPtr->MCTPtr->ErrStatus[EsbNoDqsPos];
NBPtr->RdDqsDlyRetrnStat = RDDQSDLY_RTN_SUSPEND;
IDS_HDT_CONSOLE (MEM_FLOW, "\n\nStart HW RxEn Seedless training\n\n");
// 1. Program D18F2x9C_x0D0F_0[F,8:0]30_dct[1:0][BlockRxDqsLock] = 1.
NBPtr->SetBitField (NBPtr, BFBlockRxDqsLock, 0x0100);
IDS_HDT_CONSOLE (MEM_FLOW, "\tChip Select: %02x \n", TechPtr->ChipSel);
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t\t\tRxEn Orig: ");
//
// Start sweep loops for RxEn Seedless Training
//
MaxByteLanes = (TechPtr->NBPtr->MCTPtr->Status[SbEccDimms] && TechPtr->NBPtr->IsSupported[EccByteTraining]) ? 9 : 8; //dmach
//
//Initialialize BL variables
//
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
OutOfRange[ByteLane] = FALSE;
ByteLanePass[ByteLane] = FALSE;
ByteLaneFail[ByteLane] = FALSE;
// 2. RxEnOrig = D18F2x9C_x0000_00[2A:10]_dct[1:0][DqsRcvEnGrossDelay, DqsRcvEnFineDelay] result
RxOrig[ByteLane] = TechPtr->RxOrig[ByteLane]; // Original RxEn Dly based on PRE results
RxEnDlyTargetFound[ByteLane] = FALSE;
RxEnDlyTargetValue[ByteLane] = 0;
IDS_HDT_CONSOLE (MEM_FLOW, "%03x ", RxOrig[ByteLane]);
for (i = 0; i < MAX_POS_RX_EN_SEED_GROSS_RANGE; i++) {
RxEnMemClkTested[ByteLane][i] = FALSE;
}
}
// Start MemClk delay sweep
for (i = 0; i < MAX_POS_RX_EN_SEED_GROSS_RANGE; i++) {
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\ti: %02x\n", i);
// Start direction sweep (0, - Positive, 1 - negative)
for (j = 0; j < MAX_POS_RX_EN_SEED_GROSS_DIR; j++) {
// Edge detect may run twice to see Pass to fail transition
// It is not run if the value are already saved
// Fail test is only done if pass is found
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\tj: %02x\n", j);
// Reset Bytelane Flags for next sweep
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
ByteLaneFail[ByteLane] = FALSE;
ByteLanePass[ByteLane] = FALSE;
OutOfRange[ByteLane] = FALSE;
}
if (i == 0 && j == 1) {
continue; // Since i & j are the same skip
}
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t Target BL Found: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", ((RxEnDlyTargetFound[ByteLane] == TRUE) ? 'Y' : 'N'));
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t Target BL Value: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, "%03x ", RxEnDlyTargetValue[ByteLane]);
}
);
//
// Find the RxEn Delay for the Pass condition in the Pass to Fail transition
// "PassTestRxEnDly"
//
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\t Setting PassTestRxEnDly\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t PassTestRxEnDly: ");
PassTestRxEnDly[ByteLane] = RxOrig[ByteLane];
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
// Calculate "PassTestRxEnDly" from current "RxEnDly"
// 3. RxEnOffset = MOD(RxEnOrig + 0x10, 0x40)
RxEn = (j == 0) ? ((INT16)RxOrig[ByteLane] + 0x10 + (0x40*i)) : ((INT16)RxOrig[ByteLane] + 0x10 - (0x40*i));
// Check if RxEnDly is in a valid range
if ((RxEn >= NBPtr->MinRxEnSeedGross) && (RxEn <= NBPtr->MaxRxEnSeedTotal)) {
PassTestRxEnDly[ByteLane] = (UINT16)RxEn;
// 4. For each DqsRcvEn value beginning from RxEnOffset incrementing by 1 MEMCLK:
// A. Program D18F2x9C_x0000_00[2A:10]_dct[1:0][DqsRcvEnGrossDelay, DqsRcvEnFineDelay] with
// the current value.
MemTRdPosRxEnSeedSetDly3 (TechPtr, PassTestRxEnDly[ByteLane], ByteLane);
OutOfRange[ByteLane] = FALSE;
} else {
OutOfRange[ByteLane] = TRUE;
}
} else {
PassTestRxEnDly[ByteLane] = RxEnDlyTargetValue[ByteLane];
}
IDS_HDT_CONSOLE (MEM_FLOW, "%03x ", PassTestRxEnDly[ByteLane]);
}
// Check if all BLs out of Range at "PassTestRxEnDly"
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t OutOfRange: ");
AllByteLanesOutOfRange = 0;
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (OutOfRange[ByteLane]) {
AllByteLanesOutOfRange++;
}
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (OutOfRange[ByteLane] == TRUE) ? 'Y' : 'N');
}
if (AllByteLanesOutOfRange == MaxByteLanes) {
continue; // All BLs out of range, so skip
}
// Check if all BLs saved Results at "PassTestRxEnDly"
AllByteLanesSaved = 0;
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
MemClkCycle = (UINT8) (PassTestRxEnDly[ByteLane] >> 5);
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
if (!RxEnMemClkTested[ByteLane][MemClkCycle]) {
AllByteLanesSaved++;
}
}
}
// Check if "RxEnDlyValueForPassCond" passed
if (AllByteLanesSaved != 0) {
// At least one BL has not been saved, so check if "PassTestRxEnDly" passed
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\t Checking if PassTestRxEnDly Passes?\n\n");
// 4B. Perform 2.10.6.8.5 [DQS Position Training].
// Record the result for the current DqsRcvEn setting as a pass or fail depending if a data eye is found.
MemTRdPosRxEnSeedCheckRxEndly3 (TechPtr);
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t\t Err Status: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (TechPtr->ByteLaneError[ByteLane] == TRUE) ? 'F' : 'P');
}
);
} else {
// All BLs saved, so use saved results for "PassTestRxEnDly"
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\tAll BLs Saved at PassTestRxEnDly\n");
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t Save Err Stat: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
MemClkCycle = (UINT8) (PassTestRxEnDly[ByteLane] >> 5);
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", ((RxEnMemClkSt[ByteLane][MemClkCycle] == TRUE) ? 'F' : 'P'));
}
);
}
// Update Saved values for "PassTestRxEnDly"
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
if (OutOfRange[ByteLane] == FALSE) {
MemClkCycle = (UINT8) (PassTestRxEnDly[ByteLane] >> 5);
if (!RxEnMemClkTested[ByteLane][MemClkCycle]) {
RxEnMemClkTested[ByteLane][MemClkCycle] = TRUE;
RxEnMemClkSt[ByteLane][MemClkCycle] = TechPtr->ByteLaneError[ByteLane];
}
}
}
}
//
// Find the RxEn Delay for the Fail condition in the Pass to Fail transition
// "FailTestRxEnDly"
//
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
DlyWrittenToReg[ByteLane] = FALSE;
}
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
FailTestRxEnDly[ByteLane] = PassTestRxEnDly[ByteLane] + 0x40;
}
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t FailTestRxEnDly: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, "%03x ", FailTestRxEnDly[ByteLane]);
}
);
// Check if all BLs Saved Results at FailTestRxEnDly
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\tSetting FailTestRxEnDly");
AllByteLanesSaved = 0;
TotalByteLanesCheckedForSaved = 0;
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
MemClkCycle = (UINT8) (FailTestRxEnDly[ByteLane] >> 5);
// Check if RxEnDly + 40 is valid
if ((FailTestRxEnDly[ByteLane] >= NBPtr->MinRxEnSeedGross) && (FailTestRxEnDly[ByteLane] <= NBPtr->MaxRxEnSeedTotal)) {
if (RxEnMemClkTested[ByteLane][MemClkCycle]) {
AllByteLanesSaved++;
}
OutOfRange[ByteLane] = FALSE;
} else {
OutOfRange[ByteLane] = TRUE;
}
TotalByteLanesCheckedForSaved++;
}
}
// Check if all BLs out of Range condition at FailTestRxEnDly
AllByteLanesOutOfRange = 0;
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t OutOfRange: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (OutOfRange[ByteLane]) {
AllByteLanesOutOfRange++;
}
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (OutOfRange[ByteLane] == TRUE) ? 'Y' : 'N');
}
if (AllByteLanesOutOfRange == MaxByteLanes) {
continue; // All BLs out of range, so skip
}
// Setting FailTestRxEnDly for any BL that was not saved
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t FailTestRxEnDly: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
MemClkCycle = (UINT8) (PassTestRxEnDly[ByteLane] >> 5);
// Check if New RxEnDly has Passed
if ((RxEnMemClkTested[ByteLane][MemClkCycle] ? RxEnMemClkSt[ByteLane][MemClkCycle] : TechPtr->ByteLaneError[ByteLane]) == FALSE) {
if (OutOfRange[ByteLane] == FALSE) {
// BL has passed at "New RxEnDly", so check if "New RxEnDly" + 0x40 fails
MemClkCycle = (UINT8) (FailTestRxEnDly[ByteLane] >> 5);
if (!RxEnMemClkTested[ByteLane][MemClkCycle]) {
// Only Set Delays for ByteLanes that have not been already tested
MemTRdPosRxEnSeedSetDly3 (TechPtr, FailTestRxEnDly[ByteLane], ByteLane);
DlyWrittenToReg[ByteLane] = TRUE;
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'Y');
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'N');
}
ByteLanePass[ByteLane] = TRUE;
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'O');
}
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'F');
}
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'N');
}
}
// Check if BLs that passed at PassTestRxEnDly fail at FailTestRxEnDly
if (AllByteLanesSaved != TotalByteLanesCheckedForSaved) {
// At least one BL has not been saved, so check if FailTestRxEnDly passed
IDS_HDT_CONSOLE (MEM_FLOW, "\n\n\t\t Checking if FailTestRxEnDly Fails?\n");
MemTRdPosRxEnSeedCheckRxEndly3 (TechPtr);
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t Err Status: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (TechPtr->ByteLaneError[ByteLane] == TRUE) ? 'F' : 'P');
}
);
} else {
// All BLs saved, so use saved results for FailTestRxEnDly
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\tAll BLs Saved at PassTestRxEnDly\n");
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\t Byte: 00 01 02 03 04 05 06 07 ECC\n");
IDS_HDT_CONSOLE (MEM_FLOW, "\t Save Err Stat: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
MemClkCycle = (UINT8) (FailTestRxEnDly[ByteLane] >> 5);
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (RxEnMemClkSt[ByteLane][MemClkCycle] == TRUE) ? 'F' : 'P');
}
);
}
//
// If BL failes at "FailTestRxEnDly" set FinalRxEnCycle
//
// Setting FinalRxEnCycle for any BL that Failed at FailTestRxEnDly
IDS_HDT_CONSOLE (MEM_FLOW, "\n Set FinalRxEnCycle: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
MemClkCycle = (UINT8) (FailTestRxEnDly[ByteLane] >> 5);
if (RxEnMemClkTested[ByteLane][MemClkCycle] ? RxEnMemClkSt[ByteLane][MemClkCycle] == TRUE : (TechPtr->ByteLaneError[ByteLane] && DlyWrittenToReg[ByteLane])) {
FinalRxEnCycle[ByteLane] = PassTestRxEnDly[ByteLane] - 0x10;
if (((UINT16) FinalRxEnCycle[ByteLane] >= NBPtr->MinRxEnSeedGross) && ((UINT16) FinalRxEnCycle[ByteLane] <= NBPtr->MaxRxEnSeedTotal)) {
// Since FailTestRxEnDly, we can set FinalRxEnCycle
MemTRdPosRxEnSeedSetDly3 (TechPtr, (UINT16) FinalRxEnCycle[ByteLane], ByteLane);
ByteLaneFail[ByteLane] = TRUE;
OutOfRange[ByteLane] = FALSE;
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'Y');
} else {
OutOfRange[ByteLane] = TRUE;
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'N');
}
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'F');
OutOfRange[ByteLane] = FALSE;
}
} else {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", 'Y');
}
}
// Update Saved values for FailTestRxEnDly
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
if (OutOfRange[ByteLane] == FALSE) {
MemClkCycle = (UINT8) (FailTestRxEnDly[ByteLane] >> 5);
if (!RxEnMemClkTested[ByteLane][MemClkCycle] && DlyWrittenToReg[ByteLane]) {
RxEnMemClkTested[ByteLane][MemClkCycle] = TRUE;
RxEnMemClkSt[ByteLane][MemClkCycle] = TechPtr->ByteLaneError[ByteLane];
}
}
}
}
// Check for out of Range condition
AllByteLanesOutOfRange = 0;
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t OutOfRange: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (OutOfRange[ByteLane]) {
AllByteLanesOutOfRange++;
}
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (OutOfRange[ByteLane] == TRUE) ? 'Y' : 'N');
}
if (AllByteLanesOutOfRange == MaxByteLanes) {
continue; // All BLs out of range so skip
}
IDS_HDT_CONSOLE_DEBUG_CODE (
IDS_HDT_CONSOLE (MEM_FLOW, "\n FinalRxEnCycle: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, "%03x ", (UINT16) FinalRxEnCycle[ByteLane]);
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n ByteLaneFail: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (ByteLaneFail[ByteLane] == TRUE) ? 'Y' : 'N');
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n ByteLanePass: ");
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
IDS_HDT_CONSOLE (MEM_FLOW, " %c ", (ByteLanePass[ByteLane] == TRUE) ? 'Y' : 'N');
}
);
//
// Check for exit condition
// PassTestRxEnDly = Pass and FailTestRxEnDly[ByteLane] = Fail
// If found, use "FinalRxEnCycle" as final RxEnDly value
//
// 5. Process the array of results and determine a pass-to-fail transition.
NumBLWithTargetFound = 0;
for (ByteLane = 0; ByteLane < MaxByteLanes; ByteLane++) {
if (RxEnDlyTargetFound[ByteLane] == FALSE) {
// Check if the current BL has found its target
if (ByteLanePass[ByteLane] == TRUE && ByteLaneFail[ByteLane] == TRUE) {
RxEnDlyTargetFound[ByteLane] = TRUE;
NumBLWithTargetFound++;
RxEnDlyTargetValue[ByteLane] = FinalRxEnCycle[ByteLane];
} else {
RxEnDlyTargetFound[ByteLane] = FALSE;
}
} else {
// BL has already failed and passed, so increment both flags
NumBLWithTargetFound++;
}
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n");
// Check for exit condition
if (NumBLWithTargetFound == MaxByteLanes) {
// Exit condition found, so setting new RDQS based on RxEn-0x10 \n\n
IDS_HDT_CONSOLE (MEM_FLOW, "\n\t\t\t Setting new RDQS based on FinalRxEnCycle \n\n");
// 5 A. DqsRcvEnCycle = the total delay value of the pass result.
// B. Program D18F2x9C_x0000_00[2A:10]_dct[1:0][DqsRcvEnGrossDelay, DqsRcvEnFineDelay] =
// DqsRcvEnCycle - 0x10.
NBPtr->RdDqsDlyRetrnStat = RDDQSDLY_RTN_NEEDED;
MemTRdPosRxEnSeedCheckRxEndly3 (TechPtr);
IDS_HDT_CONSOLE (MEM_FLOW, "\n");
status = TRUE;
break;
} else {
status = FALSE;
}
}
// Check for exit condition
if (NumBLWithTargetFound == MaxByteLanes) {
status = TRUE;
break;
} else {
status = FALSE;
}
IDS_HDT_CONSOLE (MEM_FLOW, "\n");
}
TechPtr->NBPtr->MCTPtr->ErrStatus[EsbNoDqsPos] = EsbNoDqsPosSave;
if (i == MAX_POS_RX_EN_SEED_GROSS_RANGE) {
TechPtr->NBPtr->MCTPtr->ErrStatus[EsbNoDqsPos] = TRUE;
}
// 6. Program D18F2x9C_x0D0F_0[F,8:0]30_dct[1:0][BlockRxDqsLock] = 0.
NBPtr->SetBitField (NBPtr, BFBlockRxDqsLock, 0);
IDS_HDT_CONSOLE (MEM_FLOW, "\nEnd HW RxEn Seedless training\n\n");
return status;
}
|