1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
|
; ****************************************************************************
; *
; * @file
; *
; * Agesa structures and definitions
; *
; * Contains AMD AGESA core interface
; *
; * @xrefitem bom "File Content Label" "Release Content"
; * @e project: AGESA
; * @e sub-project: Include
; * @e \$Revision: 60222 $ @e \$Date: 2011-10-10 23:39:36 -0600 (Mon, 10 Oct 2011) $
;
; ****************************************************************************
; *
; * Copyright (C) 2012 Advanced Micro Devices, Inc.
; * All rights reserved.
; *
; * Redistribution and use in source and binary forms, with or without
; * modification, are permitted provided that the following conditions are met:
; * * Redistributions of source code must retain the above copyright
; * notice, this list of conditions and the following disclaimer.
; * * Redistributions in binary form must reproduce the above copyright
; * notice, this list of conditions and the following disclaimer in the
; * documentation and/or other materials provided with the distribution.
; * * Neither the name of Advanced Micro Devices, Inc. nor the names of
; * its contributors may be used to endorse or promote products derived
; * from this software without specific prior written permission.
; *
; * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
; * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
; * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
; * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
; * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
; * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
; * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
; * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
; * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
; *
; *
; **************************************************************************
INCLUDE amd.inc
UINT64 TEXTEQU <QWORD>
UINT32 TEXTEQU <DWORD>
UINT16 TEXTEQU <WORD>
UINT8 TEXTEQU <BYTE>
CHAR8 TEXTEQU <BYTE>
BOOLEAN TEXTEQU <BYTE>
POINTER TEXTEQU <DWORD>
; AGESA Types and Definitions
; AGESA BASIC CALLOUTS
AGESA_MEM_RELEASE EQU 00028000h
; AGESA ADVANCED CALLOUTS, Processor
AGESA_CHECK_UMA EQU 00028100h
AGESA_DO_RESET EQU 00028101h
AGESA_ALLOCATE_BUFFER EQU 00028102h
AGESA_DEALLOCATE_BUFFER EQU 00028103h
AGESA_LOCATE_BUFFER EQU 00028104h
AGESA_RUNFUNC_ONAP EQU 00028105h
; AGESA ADVANCED CALLOUTS, HyperTransport
; AGESA ADVANCED CALLOUTS, Memory
AGESA_READ_SPD EQU 00028140h
AGESA_HOOKBEFORE_DRAM_INIT EQU 00028141h
AGESA_HOOKBEFORE_DQS_TRAINING EQU 00028142h
AGESA_READ_SPD_RECOVERY EQU 00028143h
AGESA_HOOKBEFORE_EXIT_SELF_REF EQU 00028144h
AGESA_HOOKBEFORE_DRAM_INIT_RECOVERY EQU 00028145h
AGESA_EXTERNAL____TRAIN_VREF_CHANGE EQU 00028146h
; AGESA IDS CALLOUTS
AGESA_GET_IDS_INIT_DATA EQU 00028200h
; AGESA GNB CALLOUTS
AGESA_GNB_PCIE_SLOT_RESET EQU 00028301h
; AGESA FCH CALLOUTS
AGESA_FCH_OEM_CALLOUT EQU 00028401h
; ------------------------------------------------------------------------
; HyperTransport Interface
; -----------------------------------------------------------------------------
; HT DEFINITIONS AND MACROS
; -----------------------------------------------------------------------------
; Width equates for call backs
HT_WIDTH_8_BITS EQU 8
HT_WIDTH_16_BITS EQU 16
HT_WIDTH_4_BITS EQU 4
HT_WIDTH_2_BITS EQU 2
HT_WIDTH_NO_LIMIT EQU HT_WIDTH_16_BITS
; Frequency Limit equates for call backs which take a frequency supported mask.
HT_FREQUENCY_LIMIT_200M EQU 1
HT_FREQUENCY_LIMIT_400M EQU 7
HT_FREQUENCY_LIMIT_600M EQU 1Fh
HT_FREQUENCY_LIMIT_800M EQU 3Fh
HT_FREQUENCY_LIMIT_1000M EQU 7Fh
HT_FREQUENCY_LIMIT_HT1_ONLY EQU 7Fh
HT_FREQUENCY_LIMIT_1200M EQU 0FFh
HT_FREQUENCY_LIMIT_1400M EQU 1FFh
HT_FREQUENCY_LIMIT_1600M EQU 3FFh
HT_FREQUENCY_LIMIT_1800M EQU 7FFh
HT_FREQUENCY_LIMIT_2000M EQU 0FFFh
HT_FREQUENCY_LIMIT_2200M EQU 1FFFh
HT_FREQUENCY_LIMIT_2400M EQU 3FFFh
HT_FREQUENCY_LIMIT_2600M EQU 7FFFh
HT_FREQUENCY_LIMIT_2800M EQU 27FFFh
HT_FREQUENCY_LIMIT_3000M EQU 67FFFh
HT_FREQUENCY_LIMIT_3200M EQU 0E7FFFh
HT_FREQUENCY_LIMIT_3600M EQU 1E7FFFh
HT_FREQUENCY_LIMIT_MAX EQU HT_FREQUENCY_LIMIT_3600M
HT_FREQUENCY_NO_LIMIT EQU 0FFFFFFFFh
; Unit ID Clumping special values
HT_CLUMPING_DISABLE EQU 00000000h
HT_CLUMPING_NO_LIMIT EQU 0FFFFFFFFh
HT_LIST_TERMINAL EQU 0FFh
HT_LIST_MATCH_ANY EQU 0FEh
HT_LIST_MATCH_INTERNAL_LINK EQU 0FDh
; Event Notify definitions
; Event definitions.
; Coherent subfunction events
HT_EVENT_COH_EVENTS EQU 10001000h
HT_EVENT_COH_NO_TOPOLOGY EQU 10011000h
HT_EVENT_COH_OBSOLETE000 EQU 10021000h
HT_EVENT_COH_PROCESSOR_TYPE_MIX EQU 10031000h
HT_EVENT_COH_NODE_DISCOVERED EQU 10041000h
HT_EVENT_COH_MPCAP_MISMATCH EQU 10051000h
; Non-coherent subfunction events
HT_EVENT_NCOH_EVENTS EQU 10002000h
HT_EVENT_NCOH_BUID_EXCEED EQU 10012000h
HT_EVENT_NCOH_OBSOLETE000 EQU 10022000h
HT_EVENT_NCOH_BUS_MAX_EXCEED EQU 10032000h
HT_EVENT_NCOH_CFG_MAP_EXCEED EQU 10042000h
HT_EVENT_NCOH_DEVICE_FAILED EQU 10052000h
HT_EVENT_NCOH_AUTO_DEPTH EQU 10062000h
; Optimization subfunction events
HT_EVENT_OPT_EVENTS EQU 10003000h
HT_EVENT_OPT_REQUIRED_CAP_RETRY EQU 10013000h
HT_EVENT_OPT_REQUIRED_CAP_GEN3 EQU 10023000h
HT_EVENT_OPT_UNUSED_LINKS EQU 10033000h
HT_EVENT_OPT_LINK_PAIR_EXCEED EQU 10043000h
; HW Fault events
HT_EVENT_HW_EVENTS EQU 10004000h
HT_EVENT_HW_SYNCFLOOD EQU 10014000h
HT_EVENT_HW_HTCRC EQU 10024000h
; The Recovery HT component uses 0x10005000 for events.
; For consistency, we avoid that range here.
HT_MAX_NC_BUIDS EQU 32
; ----------------------------------------------------------------------------
; HT TYPEDEFS, STRUCTURES, ENUMS
; ----------------------------------------------------------------------------
MATCHED EQU 0 ; < The link matches the requested customization.
POWERED_OFF EQU 1 ; < Power the link off.
UNMATCHED EQU 2 ; < The link should be processed according to normal defaults.
MaxFinalLinkState EQU 3 ; < Not a final link state, use for limit checking.
FINAL_LINK_STATE TEXTEQU <DWORD>
; Swap a device from its current id to a new one.
BUID_SWAP_ITEM STRUCT
FromId UINT8 ? ; < The device responding to FromId,
ToId UINT8 ? ; < will be moved to ToId.
BUID_SWAP_ITEM ENDS
; Each Non-coherent chain may have a list of device swaps. After performing the swaps,
; the final in order list of device ids is provided. (There can be more swaps than devices.)
; The unused entries in both are filled with 0xFF.
BUID_SWAP_LIST STRUCT
Swaps BUID_SWAP_ITEM (HT_MAX_NC_BUIDS) DUP ({}) ; < The BUID Swaps to perform
FinalIds UINT8 (HT_MAX_NC_BUIDS) DUP (?) ; < The ordered final BUIDs, resulting from the swaps
BUID_SWAP_LIST ENDS
; Control Manual Initialization of Non-Coherent Chains
; This interface is checked every time a non-coherent chain is
; processed. BUID assignment may be controlled explicitly on a
; non-coherent chain. Provide a swap list. Swaps controls the
; BUID assignment and FinalIds provides the device to device
; Linking. Device orientation can be detected automatically, or
; explicitly. See interface documentation for more details.
; If a manual swap list is not supplied,
; automatic non-coherent init assigns BUIDs starting at 1 and incrementing sequentially
; based on each device's unit count.
MANUAL_BUID_SWAP_LIST STRUCT
; Match fields
Socket UINT8 ? ; < The Socket on which this chain is located
Link UINT8 ? ; < The Link on the host for this chain
; Override fields
SwapList BUID_SWAP_LIST {} ; < The swap list
MANUAL_BUID_SWAP_LIST ENDS
; Override options for DEVICE_CAP_OVERRIDE.
; Specify which override actions should be performed. For Checks, 1 means to check the item
; and 0 means to skip the check. For the override options, 1 means to apply the override and
; 0 means to ignore the override.
DEVICE_CAP_OVERRIDE_OPTIONS STRUCT
IsCheckDevVenId UINT32 ?
; IN UINT32 IsCheckDevVenId:1; ; < Check Match on Device/Vendor id
; IN UINT32 IsCheckRevision:1; ; < Check Match on device Revision
; IN UINT32 IsOverrideWidthIn:1; ; < Override Width In
; IN UINT32 IsOverrideWidthOut:1; ; < Override Width Out
; IN UINT32 IsOverrideFreq:1; ; < Override Frequency
; IN UINT32 IsOverrideClumping:1; ; < Override Clumping
; IN UINT32 IsDoCallout:1; ; < Make the optional callout
DEVICE_CAP_OVERRIDE_OPTIONS ENDS
; Override capabilities of a device.
; This interface is checked once for every Link on every IO device.
; Provide the width and frequency capability if needed for this device.
; This is used along with device capabilities, the limit interfaces, and northbridge
; limits to compute the default settings. The components of the device's PCI config
; address are provided, so its settings can be consulted if need be.
; The optional callout is a catch all.
DEVICE_CAP_OVERRIDE STRUCT
; Match fields
HostSocket UINT8 ? ; < The Socket on which this chain is located.
HostLink UINT8 ? ; < The Link on the host for this chain.
Depth UINT8 ? ; < The Depth in the I/O chain from the Host.
DevVenId UINT32 ? ; < The Device's PCI Vendor + Device ID (offset 0x00).
Revision UINT8 ? ; < The Device's PCI Revision field (offset 0x08).
Link UINT8 ? ; < The Device's Link number (0 or 1).
Options DEVICE_CAP_OVERRIDE_OPTIONS {} ; < The options for this device override.
; Override fields
LinkWidthIn UINT8 ? ; < modify to change the Link Width In.
LinkWidthOut UINT8 ? ; < modify to change the Link Width Out.
FreqCap UINT32 ? ; < modify to change the Link's frequency capability.
Clumping UINT32 ? ; < modify to change Unit ID clumping support.
Callout CALLOUT_ENTRY ? ; < optional call for really complex cases, or NULL.
DEVICE_CAP_OVERRIDE ENDS
; Callout param struct for override capabilities of a device.
; If the optional callout is implemented this param struct is passed to it.
DEVICE_CAP_CALLOUT_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < The header
; Match fields
HostSocket UINT8 ? ; < The Socket on which this chain is located.
HostLink UINT8 ? ; < The Link on the host for this chain.
Depth UINT8 ? ; < The Depth in the I/O chain from the Host.
DevVenId UINT32 ? ; < The Device's PCI Vendor + Device ID (offset 0x00).
Revision UINT8 ? ; < The Device's PCI Revision field (offset 0x08).
Link UINT8 ? ; < The Device's Link number (0 or 1).
PciAddress PCI_ADDR {} ; < The Device's PCI Address.
; Override fields
LinkWidthIn POINTER ? ; < modify to change the Link Width In.
LinkWidthOut POINTER ? ; < modify to change the Link Width Out.
FreqCap POINTER ? ; < modify to change the Link's frequency capability.
Clumping POINTER ? ; < modify to change Unit ID clumping support.
DEVICE_CAP_CALLOUT_PARAMS ENDS
; Limits for CPU to CPU Links.
; For each coherent connection this interface is checked once.
; Provide the frequency and width if needed for this Link (usually based on board
; restriction). This is used with CPU device capabilities and northbridge limits
; to compute the default settings.
CPU_TO_CPU_PCB_LIMITS STRUCT
; Match fields
SocketA UINT8 ? ; < One Socket on which this Link is located
LinkA UINT8 ? ; < The Link on this Node
SocketB UINT8 ? ; < The other Socket on which this Link is located
LinkB UINT8 ? ; < The Link on that Node
; Limit fields
ABLinkWidthLimit UINT8 ? ; < modify to change the Link Width A->B
BALinkWidthLimit UINT8 ? ; < modify to change the Link Width B-<A
PcbFreqCap UINT32 ? ; < modify to change the Link's frequency capability
CPU_TO_CPU_PCB_LIMITS ENDS
; Get limits for non-coherent Links.
; For each non-coherent connection this interface is checked once.
; Provide the frequency and width if needed for this Link (usually based on board
; restriction). This is used with device capabilities, device overrides, and northbridge limits
; to compute the default settings.
IO_PCB_LIMITS STRUCT
; Match fields
HostSocket UINT8 ? ; < The Socket on which this Link is located
HostLink UINT8 ? ; < The Link about to be initialized
Depth UINT8 ? ; < The Depth in the I/O chain from the Host
; Limit fields
DownstreamLinkWidthLimit UINT8 ? ; < modify to change the Link Width going away from processor
UpstreamLinkWidthLimit UINT8 ? ; < modify to change the Link Width moving toward processor
PcbFreqCap UINT32 ? ; < modify to change the Link's frequency capability
IO_PCB_LIMITS ENDS
; Manually control bus number assignment.
; This interface is checked every time a non-coherent chain is processed.
; If a system can not use the auto Bus numbering feature for non-coherent chain bus
; assignments, this interface can provide explicit control. For each chain, provide
; the bus number range to use.
OVERRIDE_BUS_NUMBERS STRUCT
; Match fields
Socket UINT8 ? ; < The Socket on which this chain is located
Link UINT8 ? ; < The Link on the host for this chain
; Override fields
SecBus UINT8 ? ; < Secondary Bus number for this non-coherent chain
SubBus UINT8 ? ; < Subordinate Bus number
OVERRIDE_BUS_NUMBERS ENDS
; Ignore a Link.
; This interface is checked every time a coherent Link is found and then every
; time a non-coherent Link from a CPU is found.
; Any coherent or non-coherent Link from a CPU can be ignored and not used
; for discovery or initialization. Useful for connection based systems.
; (Note: not checked for IO device to IO Device Links.)
IGNORE_LINK STRUCT
; Match fields
Socket UINT8 ? ; < The Socket on which this Link is located
Link UINT8 ? ; < The Link about to be initialized
; Customization fields
LinkState FINAL_LINK_STATE ? ; < The link may be left unitialized, or powered off.
IGNORE_LINK ENDS
; Skip reganging of subLinks.
; This interface is checked whenever two subLinks are both connected to the same CPUs.
; Normally, unganged sublinks between the same two CPUs are reganged.
; Provide a matching structure to leave the Links unganged.
SKIP_REGANG STRUCT
; Match fields
SocketA UINT8 ? ; < One Socket on which this Link is located
LinkA UINT8 ? ; < The Link on this Node
SocketB UINT8 ? ; < The other Socket on which this Link is located
LinkB UINT8 ? ; < The Link on that Node
; Customization fields
LinkState FINAL_LINK_STATE ? ; < The paired sublink may be active, or powered off.
SKIP_REGANG ENDS
; The System Socket layout, which sockets are physically connected.
; The hardware method for Socket naming is preferred. Use this software method only
; if required.
SYSTEM_PHYSICAL_SOCKET_MAP STRUCT
CurrentSocket UINT8 ? ; < The socket from which this connection originates.
CurrentLink UINT8 ? ; < The Link from the source socket connects to another socket.
TargetSocket UINT8 ? ; < The target socket which is connected on that link.
SYSTEM_PHYSICAL_SOCKET_MAP ENDS
; ----------------------------------------------------------------------------
; This is the input structure for AmdHtInitialize.
AMD_HT_INTERFACE STRUCT
; Basic level customization
AutoBusStart UINT8 ? ; < For automatic bus number assignment, starting bus number usually zero.
AutoBusMax UINT8 ? ; < For automatic bus number assignment, do not assign above max.
AutoBusIncrement UINT8 ? ; < For automatic bus number assignment, each chain gets this many busses.
; Advanced Level Customization
ManualBuidSwapList POINTER ? ; < Provide Manual Swap List, if any.
DeviceCapOverrideList POINTER ? ; < Provide Device Overrides, if any.
CpuToCpuPcbLimitsList POINTER ? ; < Provide CPU PCB Limits, if any.
IoPcbLimitsList POINTER ? ; < Provide IO PCB Limits, if any.
OverrideBusNumbersList POINTER ? ; < Provide manual Bus Number assignment, if any.
; < Use either auto bus numbering or override bus
; < numbers, not both.
IgnoreLinkList POINTER ? ; < Provide links to ignore, if any.
SkipRegangList POINTER ? ; < Provide links to remain unganged, if any.
; Expert Level Customization
Topolist POINTER ? ; < Use this topology list in addition to the built in, if not NULL.
SystemPhysicalSocketMap POINTER ?
; < The hardware socket naming method is preferred,
; < If it can't be used, this provides a software method.
AMD_HT_INTERFACE ENDS
; -----------------------------------------------------------------------------
; HT Recovery Interface
; -----------------------------------------------------------------------------
; * HT Recovery DEFINITIONS AND MACROS
; *
; *-----------------------------------------------------------------------------
;
; BBHT subfunction events
HT_EVENT_BB_EVENTS EQU 10005000h
HT_EVENT_BB_BUID_EXCEED EQU 10015000h
HT_EVENT_BB_DEVICE_FAILED EQU 10055000h
HT_EVENT_BB_AUTO_DEPTH EQU 10065000h
; ----------------------------------------------------------------------------
; * HT Recovery TYPEDEFS, STRUCTURES, ENUMS
; *
; *----------------------------------------------------------------------------
;
; The Interface structure to Recovery HT.
AMD_HT_RESET_INTERFACE STRUCT
ManualBuidSwapList POINTER ? ; < Option to manually control SB link init
Depth UINT32 ? ; < If auto init was used this is set to the depth of the chain,
; < else, for manual init unmodified.
AMD_HT_RESET_INTERFACE ENDS
;-----------------------------------------------------------------------------
; FCH DEFINITIONS AND MACROS
;
;-----------------------------------------------------------------------------
; Configuration values for SdConfig
SdDisable EQU 0 ; Disabled
SdAmda EQU 1 ; AMDA, set 24,18,16, default
SdDma EQU 2 ; DMA clear 24, 16, set 18
SdPio EQU 3 ; PIO clear 24,18,16
SD_MODE TEXTEQU <DWORD>
; Configuration values for SdClockControl
Sd50MhzTraceCableLengthWithinSixInches EQU 4 ; 50Mhz, default
Sd40MhzTraceCableLengthSix2ElevenInches EQU 6 ; 40Mhz
Sd25MhzTraceCableLengthEleven2TwentyfourInches EQU 7 ; 25Mhz
SD_CLOCK_CONTROL TEXTEQU <DWORD>
; Configuration values for AzaliaController
AzAuto EQU 0 ; Auto - Detect Azalia controller automatically
AzDisable EQU 1 ; Diable - Disable Azalia controller
AzEnable EQU 2 ; Enable - Enable Azalia controller
HDA_CONFIG TEXTEQU <DWORD>
; Configuration values for IrConfig
IrDisable EQU 0 ; Disable
IrRxTx0 EQU 1 ; Rx and Tx0
IrRxTx1 EQU 2 ; Rx and Tx1
IrRxTx0Tx1 EQU 3 ; Rx and both Tx0,Tx1
IR_CONFIG TEXTEQU <DWORD>
; Configuration values for SataClass
SataNativeIde EQU 0 ; Native IDE mode
SataRaid EQU 1 ; RAID mode
SataAhci EQU 2 ; AHCI mode
SataLegacyIde EQU 3 ; Legacy IDE mode
SataIde2Ahci EQU 4 ; IDE->AHCI mode
SataAhci7804 EQU 5 ; AHCI mode as 7804 ID (AMD driver)
SataIde2Ahci7804 EQU 6 ; IDE->AHCI mode as 7804 ID (AMD driver)
SATA_CLASS TEXTEQU <DWORD>
; Configuration values for GppLinkConfig
PortA4 EQU 0 ; 4:0:0:0
PortA2B2 EQU 2 ; 2:2:0:0
PortA2B1C1 EQU 3 ; 2:1:1:0
PortA1B1C1D1 EQU 4 ; 1:1:1:1
GPP_LINKMODE TEXTEQU <DWORD>
; Configuration values for FchPowerFail
AlwaysOff EQU 0 ; Always power off after power resumes
AlwaysOn EQU 1 ; Always power on after power resumes
UsePrevious EQU 3 ; Resume to same setting when power fails
POWER_FAIL TEXTEQU <DWORD>
; Configuration values for SATA Link Speed
Gen1 EQU 1 ; SATA port GEN1 speed
Gen2 EQU 2 ; SATA port GEN2 speed
Gen3 EQU 3 ; SATA port GEN3 speed
SATA_SPEED TEXTEQU <DWORD>
; Configuration values for GPIO function
Function0 EQU 0 ; GPIO Function 1
Function1 EQU 1 ; GPIO Function 1
Function2 EQU 2 ; GPIO Function 2
Function3 EQU 3 ; GPIO Function 3
GPIO_FUN TEXTEQU <DWORD>
; Configuration values for GPIO_CFG
OwnedByEc EQU 1 ; This bit can only be written by EC
OwnedByHost EQU 2 ; This bit can only be written by host (BIOS)
Sticky EQU 4 ; If set, [6:3] are sticky
PullUpB EQU 8 ; 0: Pullup enable; 1: Pullup disabled
PullDown EQU 16 ; 0: Pulldown disabled; 1: Pulldown enable
GpioOutEnB EQU 32 ; 0: Output enable; 1: Output disable
GpioOut EQU 64 ; Output state when GpioOutEnB is 0
GpioIn EQU 128 ; This bit is read only - current pin state
CFG_BYTE TEXTEQU <DWORD>
; FCH GPIO CONTROL
GPIO_CONTROL STRUCT
GpioPin UINT8 ? ; Gpio Pin, valid range: 0-67, 128-150, 160-228
PinFunction GPIO_FUN ? ; Multi-function selection
CfgByte CFG_BYTE ? ; GPIO Register value
GPIO_CONTROL ENDS
; FCH SCI MAP CONTROL
SCI_MAP_CONTROL STRUCT
InputPin UINT8 ? ; Input Pin, valid range 0-63
GpeMap UINT8 ? ; Gpe Map, valid range 0-31
SCI_MAP_CONTROL ENDS
; FCH SATA PHY CONTROL
SATA_PHY_CONTROL STRUCT
CommonPhy BOOLEAN ? ; Common PHY or not
Gen SATA_SPEED ? ; SATA speed
Port UINT8 ? ; Port number, valid range: 0-7
PhyData UINT32 ? ; SATA PHY data, valid range: 0-0xFFFFFFFF
SATA_PHY_CONTROL ENDS
;
; FCH Component Data Structure in InitReset stage
;
FCH_RESET_INTERFACE STRUCT
UmiGen2 BOOLEAN ? ; Enable Gen2 data rate of UMI
; FALSE - Disable Gen2
; TRUE - Enable Gen2
SataEnable BOOLEAN ? ; SATA controller function
; FALSE - SATA controller is disabled
; TRUE - SATA controller is enabled
IdeEnable BOOLEAN ? ; SATA IDE controller mode enabled/disabled
; FALSE - IDE controller is disabled
; TRUE - IDE controller is enabled
GppEnable BOOLEAN ? ; Master switch of GPP function
; FALSE - GPP disabled
; TRUE - GPP enabled
Xhci0Enable BOOLEAN ? ; XHCI0 controller function
; FALSE - XHCI0 controller disabled
; TRUE - XHCI0 controller enabled
Xhci1Enable BOOLEAN ? ; XHCI1 controller function
; FALSE - XHCI1 controller disabled
; TRUE - XHCI1 controller enabled
FCH_RESET_INTERFACE ENDS
;
; FCH Component Data Structure from InitEnv stage
;
FCH_INTERFACE STRUCT
SdConfig SD_MODE ? ; Secure Digital (SD) controller mode
AzaliaController HDA_CONFIG ? ; Azalia HD Audio Controller
IrConfig IR_CONFIG ? ; Infrared (IR) Configuration
UmiGen2 BOOLEAN ? ; Enable Gen2 data rate of UMI
; FALSE - Disable Gen2
; TRUE - Enable Gen2
SataClass SATA_CLASS ? ; SATA controller mode
SataEnable BOOLEAN ? ; SATA controller function
; FALSE - SATA controller is disabled
; TRUE - SATA controller is enabled
IdeEnable BOOLEAN ? ; SATA IDE controller mode enabled/disabled
; FALSE - IDE controller is disabled
; TRUE - IDE controller is enabled
SataIdeMode BOOLEAN ? ; Native mode of SATA IDE controller
; FALSE - Legacy IDE mode
; TRUE - Native IDE mode
Ohci1Enable BOOLEAN ? ; OHCI controller #1 Function
; FALSE - OHCI1 is disabled
; TRUE - OHCI1 is enabled
Ohci2Enable BOOLEAN ? ; OHCI controller #2 Function
; FALSE - OHCI2 is disabled
; TRUE - OHCI2 is enabled
Ohci3Enable BOOLEAN ? ; OHCI controller #3 Function
; FALSE - OHCI3 is disabled
; TRUE - OHCI3 is enabled
Ohci4Enable BOOLEAN ? ; OHCI controller #4 Function
; FALSE - OHCI4 is disabled
; TRUE - OHCI4 is enabled
XhciSwitch BOOLEAN ? ; XHCI controller Function
; FALSE - XHCI is disabled
; TRUE - XHCI is enabled
GppEnable BOOLEAN ? ; Master switch of GPP function
; FALSE - GPP disabled
; TRUE - GPP enabled
FchPowerFail POWER_FAIL ? ; FCH power failure option
FCH_INTERFACE ENDS
; ---------------------------------------------------------------------------
; CPU Feature related info
; ---------------------------------------------------------------------------
; Build Configuration values for BLDCFG_PLATFORM_C1E_MODE
C1eModeDisabled EQU 0 ; < Disabled
C1eModeAuto EQU 1 ; < Auto mode enables the best C1e method for the
; < currently installed processor
C1eModeHardware EQU 2 ; < Hardware method
C1eModeMsgBased EQU 3 ; < Message-based method
C1eModeSoftwareDeprecated EQU 4 ; < Deprecated software SMI method
C1eModeHardwareSoftwareDeprecated EQU 5 ; < Hardware or Deprecated software SMI method
MaxC1eMode EQU 6 ; < Not a valid value, used for verifying input
PLATFORM_C1E_MODES TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_PLATFORM_CSTATE_MODE
CStateModeDisabled EQU 0 ; < Disabled
CStateModeC6 EQU 1 ; < C6 State
MaxCStateMode EQU 2 ; < Not a valid value, used for verifying input
PLATFORM_CSTATE_MODES TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_PLATFORM_CPB_MODE
CpbModeAuto EQU 0 ; < Auto
CpbModeDisabled EQU 1 ; < Disabled
MaxCpbMode EQU 2 ; < Not a valid value, used for verifying input
PLATFORM_CPB_MODES TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_LOW_POWER_PSTATE_FOR_PROCHOT_MODE
LOW_POWER_PSTATE_FOR_PROCHOT_AUTO EQU 0 ; < Auto
LOW_POWER_PSTATE_FOR_PROCHOT_DISABLE EQU 1 ; < Disabled
MAX_LOW_POWER_PSTATE_FOR_PROCHOT_MODE EQU 2 ; < Not a valid value, used for verifying input
PLATFORM_LOW_POWER_PSTATE_MODES TEXTEQU <DWORD>
;----------------------------------------------------------------------------
; GNB PCIe configuration info
;----------------------------------------------------------------------------
GNB_EVENT_INVALID_CONFIGURATION EQU 20010000h ; User configuration invalid
GNB_EVENT_INVALID_PCIE_TOPOLOGY_CONFIGURATION EQU 20010001h ; Requested lane allocation for PCIe port can not be supported
GNB_EVENT_INVALID_PCIE_PORT_CONFIGURATION EQU 20010002h ; Requested incorrect PCIe port device address
GNB_EVENT_INVALID_DDI_LINK_CONFIGURATION EQU 20010003h ; Incorrect parameter in DDI link configuration
GNB_EVENT_INVALID_LINK_WIDTH_CONFIGURATION EQU 20010004h ; Invalid with for PCIe port or DDI link
GNB_EVENT_INVALID_LANES_CONFIGURATION EQU 20010005h ; Lane double subscribe lanes
GNB_EVENT_INVALID_DDI_TOPOLOGY_CONFIGURATION EQU 20010006h ; Requested lane allocation for DDI link(s) can not be supported
GNB_EVENT_LINK_TRAINING_FAIL EQU 20020000h ; PCIe Link training fail
GNB_EVENT_BROKEN_LANE_RECOVERY EQU 20030000h ; Broken lane workaround applied to recover link training
GNB_EVENT_GEN2_SUPPORT_RECOVERY EQU 20040000h ; Scale back to GEN1 to recover link training
DESCRIPTOR_TERMINATE_LIST EQU 80000000h
DESCRIPTOR_IGNORE EQU 40000000h
PCIe_PORT_MISC_CONTROL STRUCT
LinkComplianceMode UINT8 ?
;IN UINT8 LinkComplianceMode :1; ;< Force port into compliance mode (device will not be trained, port output compliance pattern)
PCIe_PORT_MISC_CONTROL ENDS
PCIe_PORT_DATA STRUCT
PortPresent UINT8 ? ; < Enable PCIe port for initialization.
ChannelType UINT8 ? ; < Channel type.
; 0 - "lowLoss",
; 1 - "highLoss",
; 2 - "mob0db",
; 3 - "mob3db",
; 4 - "extnd6db"
; 5 - "extnd8db"
;
DeviceNumber UINT8 ? ; < Device number for port. Available device numbers may very on different CPUs.
FunctionNumber UINT8 ? ; < Reserved for future use
LinkSpeedCapability UINT8 ? ; < Advertised Gen Capability
; 0 - Maximum supported by silicon
; 1 - Gen1
; 2 - Gen2
; 3 - Gen3
;
LinkAspm UINT8 ? ; < ASPM control. (see OemPcieLinkAspm for additional option to control ASPM)
; 0 - Disabled
; 1 - L0s only
; 2 - L1 only
; 2 - L0s and L1
;
LinkHotplug UINT8 ? ; < Hotplug control.
; 0 - Disabled
; 1 - Basic
; 2 - Server
; 3 - Enhanced
;
ResetId UINT8 ? ; < Arbitrary number greater than 0 assigned by platform firmware for GPIO
; identification which control reset for given port.
; Each port with unique GPIO should have unique ResetId assigned.
; All ports use same GPIO to control reset should have same ResetId assigned.
; see AgesaPcieSlotResetControl
;
MiscControls PCIe_PORT_MISC_CONTROL {} ; < Misc extended controls
PCIe_PORT_DATA ENDS
;DDI channel lane mapping
CHANNEL_MAPPING STRUCT ;
Lane0 UINT8 ? ;
;IN UINT8 Lane0 :2; ;
;IN UINT8 Lane1 :2; ///< Lane 1 mapping (see "Lane 0 mapping")
;IN UINT8 Lane2 :2; ///< Lane 2 mapping (see "Lane 0 mapping")
;IN UINT8 Lane3 :2; ///< Lane 3 mapping (see "Lane 0 mapping")
CHANNEL_MAPPING ENDS ;
CONN_CHANNEL_MAPPING UNION
ChannelMappingValue UINT8 ? ; < Raw lane mapping
ChannelMapping CHANNEL_MAPPING {} ;
CONN_CHANNEL_MAPPING ENDS ;
; DDI Configuration
PCIe_DDI_DATA STRUCT
ConnectorType UINT8 ? ; < Display Connector Type
; 0 - DP
; 1 - eDP
; 2 - Single Link DVI
; 3 - Dual Link DVI
; 4 - HDMI
; 5 - Travis DP-to-VGA
; 6 - Travis DP-to-LVDS
; 7 - Hudson-2 NutMeg DP-to-VGA
; 8 - Single Link DVI-I
; 9 - CRT (VGA)
; 10 - LVDS
; 11 - VBIOS auto detect connector type
AuxIndex UINT8 ? ; < Indicates which AUX or DDC Line is used
; 0 - AUX1
; 1 - AUX2
; 2 - AUX3
; 3 - AUX4
; 4 - AUX5
; 5 - AUX6
;
HdpIndex UINT8 ? ; < Indicates which HDP pin is used
; 0 - HDP1
; 1 - HDP2
; 2 - HDP3
; 3 - HDP4
; 4 - HDP5
; 5 - HDP6
Mapping CONN_CHANNEL_MAPPING (2) DUP ({}) ;< Set specific mapping of lanes to connector pins
;Mapping[0] define mapping for group of 4 lanes starting at PCIe_ENGINE_DATA.StartLane
;Mapping[1] define mapping for group of 4 lanes ending at PCIe_ENGINE_DATA.EndLane (only
;applicable for Dual DDI link)
;if Mapping[x] set to 0 than default mapping assumed
LanePnInversionMask UINT8 ? ; < Specifies whether to invert the state of P and N for each lane. Each bit represents a PCIe lane on the DDI port
; 0 - Do not invert (default)
; 1 - Invert P and N on this lane
PCIe_DDI_DATA ENDS
; Engine Configuration
PCIe_ENGINE_DATA STRUCT
EngineType UINT8 ? ; < Engine type
; 0 - Ignore engine configuration
; 1 - PCIe port
; 2 - DDI
StartLane UINT16 ? ; < Start lane number (in reversed configuration StartLane > EndLane).
EndLane UINT16 ? ; < End lane number (in reversed configuration StartLane > EndLane).
PCIe_ENGINE_DATA ENDS
; PCIe port descriptor
PCIe_PORT_DESCRIPTOR STRUCT
Flags UINT32 ? ; < Descriptor flags
; Bit31 - last descriptor in complex
EngineData PCIe_ENGINE_DATA {} ; < Engine data
Port PCIe_PORT_DATA {} ; < PCIe port specific configuration info
PCIe_PORT_DESCRIPTOR ENDS
; DDI descriptor
PCIe_DDI_DESCRIPTOR STRUCT
Flags UINT32 ? ; < Descriptor flags
EngineData PCIe_ENGINE_DATA {} ; < Engine data
Ddi PCIe_DDI_DATA {} ; < DDI port specific configuration info
PCIe_DDI_DESCRIPTOR ENDS
; Slot Reset Info
PCIe_SLOT_RESET_INFO STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < AGESA Standard Header
ResetId UINT8 ? ; < Slot reset ID as specified in PCIe_PORT_DESCRIPTOR
ResetControl UINT8 ? ; < Reset control as defined by PCIE_RESET_CONTROL
PCIe_SLOT_RESET_INFO ENDS
; PCIe Complex descriptor
PCIe_COMPLEX_DESCRIPTOR STRUCT
Flags UINT32 ? ; < Descriptor flags
; Bit31 - last descriptor in topology
;
;
SocketId UINT32 ? ; < Socket Id
PciePortList POINTER ? ;< Pointer to array of PCIe port descriptors or NULL (Last element of array must be terminated with DESCRIPTOR_TERMINATE_LIST).
DdiLinkList POINTER ? ;< Pointer to array DDI link descriptors (Last element of array must be terminated with DESCRIPTOR_TERMINATE_LIST).
Reserved POINTER ? ;< Reserved for future use
PCIe_COMPLEX_DESCRIPTOR ENDS
AssertSlotReset EQU 0
DeassertSlotReset EQU 1
PCIE_RESET_CONTROL TEXTEQU <DWORD>
PcieUnusedEngine EQU 0
PciePortEngine EQU 1
PcieDdiEngine EQU 2
MaxPcieEngine EQU 3 ; < Not a valid value, used for verifying input
PCIE_ENGINE_TYPE TEXTEQU <DWORD>
PcieGenMaxSupported EQU 0
PcieGen1 EQU 1
PcieGen2 EQU 2
MaxPcieGen EQU 3 ; < Not a valid value, used for verifying input
PCIE_LINK_SPEED_CAP TEXTEQU <DWORD>
PsppDisabled EQU 0
PsppPerformance EQU 1
PsppBalanceHigh EQU 2
PsppBalanceLow EQU 3
PsppPowerSaving EQU 4
MaxPspp EQU 5 ; < Not a valid value, used for verifying input
PCIE_PSPP_POLICY TEXTEQU <DWORD>
ConnectorTypeDP EQU 0
ConnectorTypeEDP EQU 1
ConnectorTypeSingleLinkDVI EQU 2
ConnectorTypeDualLinkDVI EQU 3
ConnectorTypeHDMI EQU 4
ConnectorTypeTravisDpToVga EQU 5
ConnectorTypeTravisDpToLvds EQU 6
ConnectorTypeNutmegDpToVga EQU 7
ConnectorTypeSingleLinkDviI EQU 8
ConnectorTypeCrt EQU 9
ConnectorTypeLvds EQU 10
ConnectorTypeAutoDetect EQU 11
MaxConnectorType EQU 12 ; < Not a valid value, used for verifying input
PCIE_CONNECTOR_TYPE TEXTEQU <DWORD>
ChannelTypeLowLoss EQU 0
ChannelTypeHighLoss EQU 1
ChannelTypeMob0db EQU 2
ChannelTypeMob3db EQU 3
ChannelTypeExt6db EQU 4
ChannelTypeExt8db EQU 5
MaxChannelType EQU 6 ; < Not a valid value, used for verifying input
PCIE_CHANNEL_TYPE TEXTEQU <DWORD>
AspmDisabled EQU 0
AspmL0s EQU 1
AspmL1 EQU 2
AspmL0sL1 EQU 3
MaxAspm EQU 4 ; < Not a valid value, used for verifying input
PCIE_ASPM_TYPE TEXTEQU <DWORD>
HotplugDisabled EQU 0
HotplugBasic EQU 1
HotplugServer EQU 2
HotplugEnhanced EQU 3
HotplugInboard EQU 4
MaxHotplug EQU 5 ; < Not a valid value, used for verifying input
PCIE_HOTPLUG_TYPE TEXTEQU <DWORD>
PortDisabled EQU 0
PortEnabled EQU 1
PCIE_PORT_ENABLE TEXTEQU <DWORD>
Aux1 EQU 0
Aux2 EQU 1
Aux3 EQU 2
Aux4 EQU 3
Aux5 EQU 4
Aux6 EQU 5
MaxAux EQU 6 ; < Not a valid value, used for verifying input
PCIE_AUX_TYPE TEXTEQU <DWORD>
Hdp1 EQU 0
Hdp2 EQU 1
Hdp3 EQU 2
Hdp4 EQU 3
Hdp5 EQU 4
Hdp6 EQU 5
MaxHdp EQU 6 ; < Not a valid value, used for verifying input
PCIE_HDP_TYPE TEXTEQU <DWORD>
;IOMMU requestor ID
IOMMU_REQUESTOR_ID STRUCT
Bus UINT16 ? ; <[15:8] - Bus number, [7:3] - Device number, [2:0] - Function number
IOMMU_REQUESTOR_ID ENDS
;IVMD exclusion range descriptor
IOMMU_EXCLUSION_RANGE_DESCRIPTOR STRUCT
Flags UINT32 ? ; Descriptor flags
; @li @b Flags[31] - Terminate descriptor array.
; @li @b Flags[30] - Ignore descriptor.
RequestorIdStart IOMMU_REQUESTOR_ID {} ; Requestor ID start
RequestorIdEnd IOMMU_REQUESTOR_ID {} ; Requestor ID end (use same as start for single ID)
RangeBaseAddress UINT64 ? ; Phisical base address of exclusion range
RangeLength UINT64 ? ; Length of exclusion range in bytes
IOMMU_EXCLUSION_RANGE_DESCRIPTOR ENDS
;----------------------------------------------------------------------------
; GNB configuration info
;----------------------------------------------------------------------------
;
; LVDS Misc Control Field
LVDS_MISC_CONTROL_FIELD STRUCT
FpdiMode UINT8 ?
;IN UINT8 FpdiMode:1;
;IN UINT8 DlChSwap:1;
;IN UINT8 VsyncActiveLow:1;
;IN UINT8 HsyncActiveLow:1;
;IN UINT8 BLONActiveLow:1;
;IN UINT8 Reserved:3;
LVDS_MISC_CONTROL_FIELD ENDS
; LVDS Misc Control
LVDS_MISC_CONTROL UNION
Field LVDS_MISC_CONTROL_FIELD {}
Value UINT8 ?
LVDS_MISC_CONTROL ENDS
; Configuration settings for GNB.
GNB_ENV_CONFIGURATION STRUCT
Gnb3dStereoPinIndex UINT8 ? ;< 3D Stereo Pin ID.
; @li 0 = Stereo 3D is disabled (default).
; @li 1 = Use processor pin HPD1.
; @li 2 = Use processor pin HPD2
; @li 3 = Use processor pin HPD3
; @li 4 = Use processor pin HPD4
; @li 5 = Use processor pin HPD5
; @li 6 = Use processor pin HPD6
IommuSupport BOOLEAN ? ; IOMMU support.
; TRUE = Disable and hide IOMMU device.
; FLASE = Initialize IOMMU subsystem. Generate ACPI IVRS table.
LvdsSpreadSpectrum UINT16 ? ; Spread spectrum value in 0.01 %
LvdsSpreadSpectrumRate UINT16 ? ; Spread spectrum frequency used by SS hardware logic in unit of 10Hz, 0 - default frequency 40kHz
LvdsPowerOnSeqDigonToDe UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqDeToVaryBl UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqDeToDigon UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqVaryBlToDe UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqOnToOffDelay UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqVaryBlToBlon UINT8 ? ; This item configures panel initialization timing.
LvdsPowerOnSeqBlonToVaryBl UINT8 ? ; This item configures panel initialization timing.
LvdsMaxPixelClockFreq UINT16 ? ; This item configures the maximum pixel clock frequency supported.
LcdBitDepthControlValue UINT32 ? ; This item configures the LCD bit depth control settings.
Lvds24bbpPanelMode UINT8 ? ; This item configures the LVDS 24 BBP mode.
LvdsMiscControl LVDS_MISC_CONTROL {} ; This item configures LVDS swap/Hsync/Vsync/BLON
PcieRefClkSpreadSpectrum UINT16 ? ; Spread spectrum value in 0.01 %
GnbRemoteDisplaySupport BOOLEAN ? ; This item enables Wireless Display Support
GNB_ENV_CONFIGURATION ENDS
; GNB configuration info
GNB_CONFIGURATION STRUCT
PcieComplexList POINTER ? ; Pointer to array of PCIe_COMPLEX_DESCRIPTOR structures describe PCIe topology on each processor package or NULL.
; Last element of array must be terminated with DESCRIPTOR_TERMINATE_LIST
;
;
;
; Topology organization definition assume PCIe_COMPLEX_DESCRIPTOR defined first following
; PCIe_PORT_DESCRIPTOR and PCIe_DDI_DESCRIPTOR for given PCIe_COMPLEX_DESCRIPTOR
; defined in arbitrary sequence:
; Example of topology definition for single socket system:
; PlatfromTopology LABEL DWORD
;
; Port0_2 PCIe_PORT_DESCRIPTOR <>;
; Port0_3 PCIe_PORT_DESCRIPTOR <DESCRIPTOR_TERMINATE_LIST> ;
; ...
; Ddi0_A PCIe_DDI_DESCRIPTOR <>;
; Ddi0_B PCIe_DDI_DESCRIPTOR <DESCRIPTOR_TERMINATE_LIST,>;
; ...
; Cpu0 PCIe_COMPLEX_DESCRIPTOR <DESCRIPTOR_TERMINATE_LIST, 0, Port0_2, Ddi0_A>
;
;
PsppPolicy UINT8 ? ;< PSPP (PCIe Speed Power Policy)
; @li @b 0 - Disabled
; @li @b 1 - Performance
; @li @b 2 - Balance-High
; @li @b 3 - Balance-Low
; @li @b 4 - Power Saving
;
GNB_CONFIGURATION ENDS
; ---------------------------------------------------------------------------
; MEMORY-SPECIFIC DATA STRUCTURES
; ---------------------------------------------------------------------------
; AGESA MAXIMIUM VALUES
; These Max values are used to define array sizes and associated loop
; counts in the code. They reflect the maximum values that AGESA
; currently supports and does not necessarily reflect the hardware
; capabilities of configuration.
MAX_SOCKETS_SUPPORTED EQU 8 ; < Max number of sockets in system
MAX_CHANNELS_PER_SOCKET EQU 4 ; < Max Channels per sockets
MAX_DIMMS_PER_CHANNEL EQU 4 ; < Max DIMMs on a memory channel (independent of platform)
NUMBER_OF_DELAY_TABLES EQU 9 ; < Number of tables defined in CH_DEF_STRUCT.
; < Eg: UINT16 *RcvEnDlys;
; < UINT8 *WrDqsDlys;
; < UINT8 *RdDqsDlys;
; < UINT8 *WrDatDlys;
; < UINT8 *RdDqsMinDlys;
; < UINT8 *RdDqsMaxDlys;
; < UINT8 *WrDatMinDlys;
; < UINT8 *WrDatMaxDlys;
NUMBER_OF_FAILURE_MASK_TABLES EQU 1 ; < Number of failure mask tables
MAX_PLATFORM_TYPES EQU 16 ; < Platform types per system
MCT_TRNG_KEEPOUT_START EQU 00004000h ; < base [39:8]
MCT_TRNG_KEEPOUT_END EQU 00007FFFh ; < base [39:8]
UMA_ATTRIBUTE_INTERLEAVE EQU 80000000h ; < Uma Region is interleaved
UMA_ATTRIBUTE_ON_DCT0 EQU 40000000h ; < UMA resides on memory that belongs to DCT0
UMA_ATTRIBUTE_ON_DCT1 EQU 20000000h ; < UMA resides on memory that belongs to DCT1
PSO_TABLE TEXTEQU <UINT8>; < Platform Configuration Table
; AGESA DEFINITIONS
; Many of these are derived from the platform and hardware specific definitions
; EccSymbolSize override value
ECCSYMBOLSIZE_USE_BKDG EQU 0 ; < Use BKDG Recommended Value
ECCSYMBOLSIZE_FORCE_X4 EQU 4 ; < Force to x4
ECCSYMBOLSIZE_FORCE_X8 EQU 8 ; < Force to x8
; CPU Package Type
PT_L1 EQU 0 ; < L1 Package type
PT_M2 EQU 1 ; < AM Package type
PT_S1 EQU 2 ; < S1 Package type
; Structures use to pass system Logical CPU-ID
CPU_LOGICAL_ID STRUCT
Family UINT64 ? ; < Indicates logical ID Family
Revision UINT64 ? ; < Indicates logical ID Family
CPU_LOGICAL_ID ENDS
; Build Configuration values for BLDCFG_AMD_PLATFORM_TYPE
AMD_PLATFORM_SERVER EQU 8000h ; < Server
AMD_PLATFORM_DESKTOP EQU 10000h ; < Desktop
AMD_PLATFORM_MOBILE EQU 20000h ; < Mobile
AMD_PLATFORM_TYPE TEXTEQU <DWORD>
; Dram technology type
DDR2_TECHNOLOGY EQU 0 ; < DDR2 technology
DDR3_TECHNOLOGY EQU 1 ; < DDR3 technology
TECHNOLOGY_TYPE TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT & BLDCFG_MEMORY_CLOCK_SELECT
DDR400_FREQUENCY EQU 200 ; < DDR 400
DDR533_FREQUENCY EQU 266 ; < DDR 533
DDR667_FREQUENCY EQU 333 ; < DDR 667
DDR800_FREQUENCY EQU 400 ; < DDR 800
DDR1066_FREQUENCY EQU 533 ; < DDR 1066
DDR1333_FREQUENCY EQU 667 ; < DDR 1333
DDR1600_FREQUENCY EQU 800 ; < DDR 1600
DDR1866_FREQUENCY EQU 933 ; < DDR 1866
DDR2100_FREQUENCY EQU 1050 ; < DDR 2100
DDR2133_FREQUENCY EQU 1066 ; < DDR 2133
DDR2400_FREQUENCY EQU 1200 ; < DDR 2400
UNSUPPORTED_DDR_FREQUENCY EQU 1201 ; < Highest limit of DDR frequency
MEMORY_BUS_SPEED TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_MEMORY_QUADRANK_TYPE
QUADRANK_REGISTERED EQU 0
QUADRANK_UNBUFFERED EQU 1
QUANDRANK_TYPE TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_TIMING_MODE_SELECT
TIMING_MODE_AUTO EQU 0 ; < Use best rate possible
TIMING_MODE_LIMITED EQU 1 ; < Set user top limit
TIMING_MODE_SPECIFIC EQU 2 ; < Set user specified speed
USER_MEMORY_TIMING_MODE TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_POWER_DOWN_MODE
POWER_DOWN_BY_CHANNEL EQU 0
POWER_DOWN_BY_CHIP_SELECT EQU 1
POWER_DOWN_AUTO EQU 2
POWER_DOWN_MODE TEXTEQU <DWORD>
; Low voltage support
VOLT_INITIAL EQU 0 ; < Initial value for VDDIO
VOLT1_5 EQU 1 ; < 1.5 Volt
VOLT1_35 EQU 2 ; < 1.35 Volt
VOLT1_25 EQU 3 ; < 1.25 Volt
VOLT_UNSUPPORTED EQU 0FFh ; < No common voltage found
DIMM_VOLTAGE TEXTEQU <DWORD>
; UMA Mode
UMA_NONE EQU 0 ; < UMA None
UMA_SPECIFIED EQU 1 ; < UMA Specified
UMA_AUTO EQU 2 ; < UMA Auto
UMA_MODE TEXTEQU <DWORD>
; Force Training Mode
FORCE_TRAIN_1D EQU 0 ; < 1D Training only
FORCE_TRAIN___ EQU 1 ; <
FORCE_TRAIN_AUTO EQU 2 ; < Auto
FORCE_TRAIN_MODE TEXTEQU <DWORD>
; The possible DRAM prefetch mode settings.
DRAM_PREFETCHER_AUTO EQU 0 ; Use the recommended setting for the processor. In most cases, the recommended setting is enabled.
DISABLE_DRAM_PREFETCH_FOR_IO EQU 1 ; Disable DRAM prefetching for I/O requests only.
DISABLE_DRAM_PREFETCH_FOR_CPU EQU 2 ; Disable DRAM prefetching for requests from processor cores only.
DISABLE_DRAM_PREFETCHER EQU 3 ; Disable DRAM prefetching.
MAX_DRAM_FREFETCH_MODE EQU 4 ; Not a DRAM prefetch mode, use for limit checking.
DRAM_PREFETCH_MODE TEXTEQU <DWORD>
; Build Configuration values for BLDCFG_UMA_ALIGNMENT
NO_UMA_ALIGNED EQU 00FFFFFFh
UMA_4MB_ALIGNED EQU 00FFFFC0h
UMA_128MB_ALIGNED EQU 00FFF800h
UMA_256MB_ALIGNED EQU 00FFF000h
UMA_512MB_ALIGNED EQU 00FFE000h
UMA_ALIGNMENT TEXTEQU <DWORD>
; ===============================================================================
; Global MCT Configuration Status Word (GStatus)
; ===============================================================================
GsbMTRRshort EQU 0 ; < Ran out of MTRRs while mapping memory
GsbAllECCDimms EQU 1 ; < All banks of all Nodes are ECC capable
GsbDramECCDis EQU 2 ; < Dram ECC requested but not enabled.
GsbSoftHole EQU 3 ; < A Node Base gap was created
GsbHWHole EQU 4 ; < A HW dram remap was created
GsbNodeIntlv EQU 5 ; < Node Memory interleaving was enabled
GsbSpIntRemapHole EQU 6 ; < Special condition for Node Interleave and HW remapping
GsbEnDIMMSpareNW EQU 7 ; < Indicates that DIMM Spare can be used without a warm reset
GsbEOL EQU 8 ; < End of list
GLOBAL_STATUS_FIELD TEXTEQU <DWORD>
; ===============================================================================
; Local Error Status (DIE_STRUCT.ErrStatus[31:0])
; ===============================================================================
EsbNoDimms EQU 0 ; < No DIMMs
EsbSpdChkSum EQU 1 ; < SPD Checksum fail
EsbDimmMismatchM EQU 2 ; < dimm module type(buffer) mismatch
EsbDimmMismatchT EQU 3 ; < dimm CL/T mismatch
EsbDimmMismatchO EQU 4 ; < dimm organization mismatch (128-bit)
EsbNoTrcTrfc EQU 5 ; < SPD missing Trc or Trfc info
EsbNoCycTime EQU 6 ; < SPD missing byte 23 or 25
EsbBkIntDis EQU 7 ; < Bank interleave requested but not enabled
EsbDramECCDis EQU 8 ; < Dram ECC requested but not enabled
EsbSpareDis EQU 9 ; < Online spare requested but not enabled
EsbMinimumMode EQU 10 ; < Running in Minimum Mode
EsbNoRcvrEn EQU 11 ; < No DQS Receiver Enable pass window found
EsbSmallRcvr EQU 12 ; < DQS Rcvr En pass window too small (far right of dynamic range)
EsbNoDqsPos EQU 13 ; < No DQS-DQ passing positions
EsbSmallDqs EQU 14 ; < DQS-DQ passing window too small
EsbDCBKScrubDis EQU 15 ; < DCache scrub requested but not enabled
EsbEMPNotSupported EQU 16 ; < Processor is not capable for EMP.
EsbEMPConflict EQU 17 ; < EMP requested but cannot be enabled since
; < channel interleaving, bank interleaving, or bank swizzle is enabled.
EsbEMPDis EQU 18 ; < EMP requested but cannot be enabled since
; < memory size of each DCT is not a power of two.
EsbEOL EQU 19 ; < End of list
ERROR_STATUS_FIELD TEXTEQU <DWORD>
; ===============================================================================
; Local Configuration Status (DIE_STRUCT.Status[31:0])
; ===============================================================================
SbRegistered EQU 0 ; < All DIMMs are Registered
SbEccDimms EQU 1 ; < All banks ECC capable
SbParDimms EQU 2 ; < All banks Addr/CMD Parity capable
SbDiagClks EQU 3 ; < Jedec ALL slots clock enable diag mode
Sb128bitmode EQU 4 ; < DCT in 128-bit mode operation
Sb64MuxedMode EQU 5 ; < DCT in 64-bit mux'ed mode.
Sb2TMode EQU 6 ; < 2T CMD timing mode is enabled.
SbSWNodeHole EQU 7 ; < Remapping of Node Base on this Node to create a gap.
SbHWHole EQU 8 ; < Memory Hole created on this Node using HW remapping.
SbOver400Mhz EQU 9 ; < DCT freq greater than or equal to 400MHz flag
SbDQSPosPass2 EQU 10 ; < Used for TrainDQSPos DIMM0/1, when freq greater than or equal to 400MHz
SbDQSRcvLimit EQU 11 ; < Used for DQSRcvEnTrain to know we have reached the upper bound.
SbExtConfig EQU 12 ; < Indicate the default setting for extended PCI configuration support
SbLrdimms EQU 13 ; < All DIMMs are LRDIMMs
SbEOL EQU 14 ; < End of list
LOCAL_STATUS_FIELD TEXTEQU <DWORD>
; < CPU MSR Register definitions ------------------------------------------
SYS_CFG EQU 0C0010010h
TOP_MEM EQU 0C001001Ah
TOP_MEM2 EQU 0C001001Dh
HWCR EQU 0C0010015h
NB_CFG EQU 0C001001Fh
FS_BASE EQU 0C0000100h
IORR0_BASE EQU 0C0010016h
IORR0_MASK EQU 0C0010017h
BU_CFG EQU 0C0011023h
BU_CFG2 EQU 0C001102Ah
COFVID_STAT EQU 0C0010071h
TSC EQU 10h
; ===============================================================================
; SPD Data for each DIMM
; ===============================================================================
SPD_DEF_STRUCT STRUCT
DimmPresent BOOLEAN ? ; < Indicates that the DIMM is present and Data is valid
Data UINT8 (256) DUP (?) ; < Buffer for 256 Bytes of SPD data from DIMM
SPD_DEF_STRUCT ENDS
; ===============================================================================
; Channel Definition Structure
; This data structure defines entries that are specific to the channel initialization
; ===============================================================================
CH_DEF_STRUCT STRUCT
ChannelID UINT8 ? ; < Physical channel ID of a socket(0 = CH A, 1 = CH B, 2 = CH C, 3 = CH D)
TechType TECHNOLOGY_TYPE ? ; < Technology type of this channel
ChDimmPresent UINT8 ? ; < For each bit n 0..7, 1 = DIMM n is present.
; < DIMM# Select Signal
; < 0 MA0_CS_L[0, 1]
; < 1 MB0_CS_L[0, 1]
; < 2 MA1_CS_L[0, 1]
; < 3 MB1_CS_L[0, 1]
; < 4 MA2_CS_L[0, 1]
; < 5 MB2_CS_L[0, 1]
; < 6 MA3_CS_L[0, 1]
; < 7 MB3_CS_L[0, 1]
DCTPtr POINTER ? ; < Pointer to the DCT data of this channel.
MCTPtr POINTER ? ; < Pointer to the node data of this channel.
SpdPtr POINTER ? ; < Pointer to the SPD data for this channel. (Setup by NB Constructor)
DimmSpdPtr POINTER (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Array of pointers to
; < SPD Data for each Dimm. (Setup by Tech Block Constructor)
ChDimmValid UINT8 ? ; < For each bit n 0..3, 1 = DIMM n is valid and is/will be configured where 4..7 are reserved.
RegDimmPresent UINT8 ? ; < For each bit n 0..3, 1 = DIMM n is a registered DIMM where 4..7 are reserved.
LrDimmPresent UINT8 ? ; < For each bit n 0..3, 1 = DIMM n is Load Reduced DIMM where 4..7 are reserved.
SODimmPresent UINT8 ? ; < For each bit n 0..3, 1 = DIMM n is a SO-DIMM where 4..7 are reserved.
Loads UINT8 ? ; < Number of devices loading bus
Dimms UINT8 ? ; < Number of DIMMs loading Channel
Ranks UINT8 ? ; < Number of ranks loading Channel DATA
SlowMode BOOLEAN ? ; < 1T or 2T CMD mode (slow access mode)
; < FALSE = 1T
; < TRUE = 2T
; < The following pointers will be pointed to dynamically allocated buffers.
; < Each buffer is two dimensional (RowCount x ColumnCount) and is lay-outed as in below.
; < Example: If DIMM and Byte based training, then
; < XX is a value in Hex
; < BYTE 0, BYTE 1, BYTE 2, BYTE 3, BYTE 4, BYTE 5, BYTE 6, BYTE 7, ECC BYTE
; < Row1 - Logical DIMM0 XX XX XX XX XX XX XX XX XX
; < Row2 - Logical DIMM1 XX XX XX XX XX XX XX XX XX
RcvEnDlys POINTER ? ; < DQS Receiver Enable Delays
WrDqsDlys POINTER ? ; < Write DQS delays (only valid for DDR3)
RdDqsDlys POINTER ? ; < Read Dqs delays
WrDatDlys POINTER ? ; < Write Data delays
RdDqs__Dlys POINTER ? ; < Read DQS data
RdDqsMinDlys POINTER ? ; < Minimum Window for Read DQS
RdDqsMaxDlys POINTER ? ; < Maximum Window for Read DQS
WrDatMinDlys POINTER ? ; < Minimum Window for Write data
WrDatMaxDlys POINTER ? ; < Maximum Window for Write data
RcvEnDlysMemPs1 POINTER ? ; < DQS Receiver Enable Delays for Memory Pstate 1
WrDqsDlysMemPs1 POINTER ? ; < Write DQS delays for Memory Pstate 1 (only valid for DDR3)
RdDqsDlysMemPs1 POINTER ? ; < Read Dqs delays for Memory Pstate 1
WrDatDlysMemPs1 POINTER ? ; < Write Data delays for Memory Pstate 1
RdDqs__DlysMemPs1 POINTER ? ; < Read DQS data for Memory Pstate 1
RdDqsMinDlysMemPs1 POINTER ? ; < Minimum Window for Read DQS for Memory Pstate 1
RdDqsMaxDlysMemPs1 POINTER ? ; < Maximum Window for Read DQS for Memory Pstate 1
WrDatMinDlysMemPs1 POINTER ? ; < Minimum Window for Write data for Memory Pstate 1
WrDatMaxDlysMemPs1 POINTER ? ; < Maximum Window for Write data for Memory Pstate 1
RowCount UINT8 ? ; < Number of rows of the allocated buffer.
ColumnCount UINT8 ? ; < Number of columns of the allocated buffer.
FailingBitMask POINTER ? ; < Table of masks to Track Failing bits
FailingBitMaskMemPs1 POINTER ? ; < Table of masks to Track Failing bits for Memory Pstate 1
DctOdcCtl UINT32 ? ; < Output Driver Strength (see BKDG FN2:Offset 9Ch, index 00h)
DctAddrTmg UINT32 ? ; < Address Bus Timing (see BKDG FN2:Offset 9Ch, index 04h)
PhyRODTCSLow UINT32 ? ; < Phy Read ODT Pattern Chip Select low (see BKDG FN2:Offset 9Ch, index 180h)
PhyRODTCSHigh UINT32 ? ; < Phy Read ODT Pattern Chip Select high (see BKDG FN2:Offset 9Ch, index 181h)
PhyWODTCSLow UINT32 ? ; < Phy Write ODT Pattern Chip Select low (see BKDG FN2:Offset 9Ch, index 182h)
PhyWODTCSHigh UINT32 ? ; < Phy Write ODT Pattern Chip Select high (see BKDG FN2:Offset 9Ch, index 183)
PhyWLODT UINT8 (4) DUP (?) ; < Write Levelization ODT Pattern for Dimm 0-3 (see BKDG FN2:Offset 9Ch, index 0x8[11:8])
DctEccDqsLike UINT16 ? ; < DCT DQS ECC UINT8 like...
DctEccDqsScale UINT8 ? ; < DCT DQS ECC UINT8 scale
PtrPatternBufA UINT16 ? ; < Ptr on stack to aligned DQS testing pattern
PtrPatternBufB UINT16 ? ; < Ptr on stack to aligned DQS testing pattern
ByteLane UINT8 ? ; < Current UINT8 Lane (0..7)
Direction UINT8 ? ; < Current DQS-DQ training write direction (0=read, 1=write)
Pattern UINT8 ? ; < Current pattern
DqsDelay UINT8 ? ; < Current DQS delay value
HostBiosSrvc1 UINT16 ? ; < UINT16 sized general purpose field for use by host BIOS. Scratch space.
HostBiosSrvc2 UINT32 ? ; < UINT32 sized general purpose field for use by host BIOS. Scratch space.
DctMaxRdLat UINT16 (4) DUP (?) ; < Max Read Latency (ns) for the DCT
; < DctMaxRdLat [i] is for NBPstate i DIMMValidCh UINT8 ? ; < DIMM# in CH
DIMMValidCh UINT8 ? ; < DIMM# in CH
MaxCh UINT8 ? ; < Max number of CH in system
Dct UINT8 ? ; < Dct pointer
WrDatGrossH UINT8 ? ; < Write Data Gross delay high value
DqsRcvEnGrossL UINT8 ? ; < DQS Receive Enable Gross Delay low
TrwtWB UINT8 ? ; < Non-SPD timing value for TrwtWB
CurrRcvrDctADelay UINT8 ? ; < for keep current RcvrEnDly
T1000 UINT16 ? ; < get the T1000 figure (cycle time (ns) * 1K)
DqsRcvEnPass UINT8 ? ; < for TrainRcvrEn UINT8 lane pass flag
DqsRcvEnSaved UINT8 ? ; < for TrainRcvrEn UINT8 lane saved flag
SeedPass1Remainder UINT8 ? ; < for Phy assisted DQS receiver enable training
ClToNbFlag UINT8 ? ; < is used to restore ClLinesToNbDis bit after memory
NodeSysBase UINT32 ? ; < for channel interleave usage
RefRawCard UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Array of rawcards detected
CtrlWrd02 UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Control Word 2 values per DIMM
CtrlWrd03 UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Control Word 3 values per DIMM
CtrlWrd04 UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Control Word 4 values per DIMM
CtrlWrd05 UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Control Word 5 values per DIMM
CtrlWrd08 UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Control Word 8 values per DIMM
CsPresentDCT UINT16 ? ; < For each bit n 0..7, 1 = Chip-select n is present
DimmMirrorPresent UINT8 ? ; < For each bit n 0..7, 1 = DIMM n is OnDimmMirror capable
DimmSpdCse UINT8 ? ; < For each bit n 0..7, 1 = DIMM n SPD checksum error
DimmExclude UINT8 ? ; < For each bit n 0..7, 1 = DIMM n gets excluded
DimmYr06 UINT8 ? ; < Bitmap indicating which Dimms have a manufacturer's year code <= 2006
DimmWk2406 UINT8 ? ; < Bitmap indicating which Dimms have a manufacturer's week code <= 24 of 2006 (June)
DimmPlPresent UINT8 ? ; < Bitmap indicating that Planar (1) or Stacked (0) Dimms are present.
DimmQrPresent UINT8 ? ; < QuadRank DIMM present?
DimmDrPresent UINT8 ? ; < Bitmap indicating that Dual Rank Dimms are present
DimmSRPresent UINT8 ? ; < Bitmap indicating that Single Rank Dimms are present
Dimmx4Present UINT8 ? ; < For each bit n 0..3, 1 = DIMM n contains x4 data devices. where 4..7 are reserved.
Dimmx8Present UINT8 ? ; < For each bit n 0..3, 1 = DIMM n contains x8 data devices. where 4..7 are reserved.
Dimmx16Present UINT8 ? ; < For each bit n 0..3, 1 = DIMM n contains x16 data devices. where 4..7 are reserved.
LrdimmPhysicalRanks UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Number of Physical Ranks for LRDIMMs
LrDimmLogicalRanks UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Number of LRDIMM Logical ranks in this configuration
LrDimmRankMult UINT8 (MAX_DIMMS_PER_CHANNEL) DUP (?) ; < Rank Multipication factor per dimm.
DimmNibbleAccess UINT8 ? ; < For each bit n 0..3, 1 = DIMM n will use nibble signaling. Where 4..7 are reserved.
MemClkDisMap POINTER ? ; < This pointer will be set to point to an array that describes
; < the routing of M[B,A]_CLK pins to the DIMMs' ranks. AGESA will
; < base on this array to disable unused MemClk to save power.
; <
; < The array must have 8 entries. Each entry, which associates with
; < one MemClkDis bit, is a bitmap of 8 CS that that MemClk is routed to.
; < Example:
; < BKDG definition of Fn2x88[MemClkDis] bitmap for AM3 package
; < is like below:
; < Bit AM3/S1g3 pin name
; < 0 M[B,A]_CLK_H/L[0]
; < 1 M[B,A]_CLK_H/L[1]
; < 2 M[B,A]_CLK_H/L[2]
; < 3 M[B,A]_CLK_H/L[3]
; < 4 M[B,A]_CLK_H/L[4]
; < 5 M[B,A]_CLK_H/L[5]
; < 6 M[B,A]_CLK_H/L[6]
; < 7 M[B,A]_CLK_H/L[7]
; < And platform has the following routing:
; < CS0 M[B,A]_CLK_H/L[4]
; < CS1 M[B,A]_CLK_H/L[2]
; < CS2 M[B,A]_CLK_H/L[3]
; < CS3 M[B,A]_CLK_H/L[5]
; < Then MemClkDisMap should be pointed to the following array:
; < CLK_2 CLK_3 CLK_4 CLK_5
; < 0x00, 0x00, 0x02, 0x04, 0x01, 0x08, 0x00, 0x00
; < Each entry of the array is the bitmask of 8 chip selects.
CKETriMap POINTER ? ; < This pointer will be set to point to an array that describes
; < the routing of CKE pins to the DIMMs' ranks.
; < The array must have 2 entries. Each entry, which associates with
; < one CKE pin, is a bitmap of 8 CS that that CKE is routed to.
; < AGESA will base on this array to disable unused CKE pins to save power.
ODTTriMap POINTER ? ; < This pointer will be set to point to an array that describes
; < the routing of ODT pins to the DIMMs' ranks.
; < The array must have 4 entries. Each entry, which associates with
; < one ODT pin, is a bitmap of 8 CS that that ODT is routed to.
; < AGESA will base on this array to disable unused ODT pins to save power.
ChipSelTriMap POINTER ? ; < This pointer will be set to point to an array that describes
; < the routing of chip select pins to the DIMMs' ranks.
; < The array must have 8 entries. Each entry is a bitmap of 8 CS.
; < AGESA will base on this array to disable unused Chip select pins to save power.
ExtendTmp BOOLEAN ? ; < If extended temperature is supported on all dimms on a channel.
MaxVref UINT8 ? ; < Maximum Vref Value for channel
Reserved UINT8 (100) DUP (?) ; < Reserved
CH_DEF_STRUCT ENDS
; ===============================================================================
; DCT Channel Timing Parameters
; This data structure sets timings that are specific to the channel
; ===============================================================================
CH_TIMING_STRUCT STRUCT
DctDimmValid UINT16 ? ; < For each bit n 0..3, 1=DIMM n is valid and is/will be configured where 4..7 are reserved.
DimmMirrorPresent UINT16 ? ; < For each bit n 0..3, 1=DIMM n is OnDimmMirror capable where 4..7 are reserved.
DimmSpdCse UINT16 ? ; < For each bit n 0..3, 1=DIMM n SPD checksum error where 4..7 are reserved.
DimmExclude UINT16 ? ; < For each bit n 0..3, 1 = DIMM n gets excluded because of no common voltage is found
CsPresent UINT16 ? ; < For each bit n 0..7, 1=Chip-select n is present
CsEnabled UINT16 ? ; < For each bit n 0..7, 1=Chip-select n is enabled
CsTestFail UINT16 ? ; < For each bit n 0..7, 1=Chip-select n is present but disabled
CsTrainFail UINT16 ? ; < Bitmap showing which chipselects failed training
DIMM1KPage UINT16 ? ; < For each bit n 0..3, 1=DIMM n contains 1K page devices. where 4..7 are reserved.
DimmQrPresent UINT16 ? ; < QuadRank DIMM present?
DimmDrPresent UINT16 ? ; < Bitmap indicating that Dual Rank Dimms are present
DimmSRPresent UINT8 ? ; < Bitmap indicating that Single Rank Dimms are present
Dimmx4Present UINT16 ? ; < For each bit n 0..3, 1=DIMM n contains x4 data devices. where 4..7 are reserved.
Dimmx8Present UINT16 ? ; < For each bit n 0..3, 1=DIMM n contains x8 data devices. where 4..7 are reserved.
Dimmx16Present UINT16 ? ; < For each bit n 0..3, 1=DIMM n contains x16 data devices. where 4..7 are reserved.
DIMMTrcd UINT16 ? ; < Minimax Trcd*40 (ns) of DIMMs
DIMMTrp UINT16 ? ; < Minimax Trp*40 (ns) of DIMMs
DIMMTrtp UINT16 ? ; < Minimax Trtp*40 (ns) of DIMMs
DIMMTras UINT16 ? ; < Minimax Tras*40 (ns) of DIMMs
DIMMTrc UINT16 ? ; < Minimax Trc*40 (ns) of DIMMs
DIMMTwr UINT16 ? ; < Minimax Twr*40 (ns) of DIMMs
DIMMTrrd UINT16 ? ; < Minimax Trrd*40 (ns) of DIMMs
DIMMTwtr UINT16 ? ; < Minimax Twtr*40 (ns) of DIMMs
DIMMTfaw UINT16 ? ; < Minimax Tfaw*40 (ns) of DIMMs
TargetSpeed UINT16 ? ; < Target DRAM bus speed in MHz
Speed UINT16 ? ; < DRAM bus speed in MHz
; < 400 (MHz)
; < 533 (MHz)
; < 667 (MHz)
; < 800 (MHz)
; < and so on...
CasL UINT8 ? ; < CAS latency DCT setting (busclocks)
Trcd UINT8 ? ; < DCT Trcd (busclocks)
Trp UINT8 ? ; < DCT Trp (busclocks)
Trtp UINT8 ? ; < DCT Trtp (busclocks)
Tras UINT8 ? ; < DCT Tras (busclocks)
Trc UINT8 ? ; < DCT Trc (busclocks)
Twr UINT8 ? ; < DCT Twr (busclocks)
Trrd UINT8 ? ; < DCT Trrd (busclocks)
Twtr UINT8 ? ; < DCT Twtr (busclocks)
Tfaw UINT8 ? ; < DCT Tfaw (busclocks)
Trfc0 UINT8 ? ; < DCT Logical DIMM0 Trfc
; < 0 = 75ns (for 256Mb devs)
; < 1 = 105ns (for 512Mb devs)
; < 2 = 127.5ns (for 1Gb devs)
; < 3 = 195ns (for 2Gb devs)
; < 4 = 327.5ns (for 4Gb devs)
Trfc1 UINT8 ? ; < DCT Logical DIMM1 Trfc (see Trfc0 for format)
Trfc2 UINT8 ? ; < DCT Logical DIMM2 Trfc (see Trfc0 for format)
Trfc3 UINT8 ? ; < DCT Logical DIMM3 Trfc (see Trfc0 for format)
DctMemSize UINT32 ? ; < Base[47:16], total DRAM size controlled by this DCT.
SlowMode BOOLEAN ? ; < 1T or 2T CMD mode (slow access mode)
; < FALSE = 1T
; < TRUE = 2T
TrwtTO UINT8 ? ; < DCT TrwtTO (busclocks)
Twrrd UINT8 ? ; < DCT Twrrd (busclocks)
Twrwr UINT8 ? ; < DCT Twrwr (busclocks)
Trdrd UINT8 ? ; < DCT Trdrd (busclocks)
TrwtWB UINT8 ? ; < DCT TrwtWB (busclocks)
TrdrdSD UINT8 ? ; < DCT TrdrdSD (busclocks)
TwrwrSD UINT8 ? ; < DCT TwrwrSD (busclocks)
TwrrdSD UINT8 ? ; < DCT TwrrdSD (busclocks)
MaxRdLat UINT16 ? ; < Max Read Latency
WrDatGrossH UINT8 ? ; < Temporary variables must be removed
DqsRcvEnGrossL UINT8 ? ; < Temporary variables must be removed
CH_TIMING_STRUCT ENDS
; ===============================================================================
; Data for each DCT
; This data structure defines data used to configure each DRAM controller
; ===============================================================================
DCT_STRUCT STRUCT
Dct UINT8 ? ; < Current Dct
Timings CH_TIMING_STRUCT {} ; < Channel Timing structure
TimingsMemPs1 POINTER ? ; < Pointed to channel timing structure for Memory Pstate 1
ChData POINTER ? ; < Pointed to a dynamically allocated array of Channel structures
ChannelCount UINT8 ? ; < Number of channel per this DCT
BkIntDis BOOLEAN ? ; < Bank interleave requested but not enabled on current DCT
DCT_STRUCT ENDS
; ===============================================================================
; Data Structure defining each Die
; This data structure contains information that is used to configure each Die
; ===============================================================================
DIE_STRUCT STRUCT
; Advanced:
NodeId UINT8 ? ; < Node ID of current controller
SocketId UINT8 ? ; < Socket ID of this Die
DieId UINT8 ? ; < ID of this die relative to the socket
PciAddr PCI_ADDR {} ; < Pci bus and device number of this controller.
ErrCode AGESA_STATUS ? ; < Current error condition of Node
; < 0x0 = AGESA_SUCCESS
; < 0x1 = AGESA_UNSUPPORTED
; < 0x2 = AGESA_BOUNDS_CHK
; < 0x3 = AGESA_ALERT
; < 0x4 = AGESA_WARNING
; < 0x5 = AGESA_ERROR
; < 0x6 = AGESA_CRITICAL
; < 0x7 = AGESA_FATAL
; <
ErrStatus BOOLEAN (EsbEOL) DUP (?) ; < Error Status bit Field
Status BOOLEAN (SbEOL) DUP (?) ; < Status bit Field
NodeMemSize UINT32 ? ; < Base[47:16], total DRAM size controlled by both DCT0 and DCT1 of this Node.
NodeSysBase UINT32 ? ; < Base[47:16] (system address) DRAM base address of this Node.
NodeHoleBase UINT32 ? ; < If not zero, Base[47:16] (system address) of dram hole for HW remapping. Dram hole exists on this Node
NodeSysLimit UINT32 ? ; < Base[47:16] (system address) DRAM limit address of this Node.
DimmPresent UINT32 ? ; < For each bit n 0..7, 1 = DIMM n is present.
; < DIMM# Select Signal
; < 0 MA0_CS_L[0, 1]
; < 1 MB0_CS_L[0, 1]
; < 2 MA1_CS_L[0, 1]
; < 3 MB1_CS_L[0, 1]
; < 4 MA2_CS_L[0, 1]
; < 5 MB2_CS_L[0, 1]
; < 6 MA3_CS_L[0, 1]
; < 7 MB3_CS_L[0, 1]
DimmValid UINT32 ? ; < For each bit n 0..7, 1 = DIMM n is valid and is / will be configured
RegDimmPresent UINT32 ? ; < For each bit n 0..7, 1 = DIMM n is registered DIMM
LrDimmPresent UINT32 ? ; < For each bit n 0..3, 1 = DIMM n is Load Reduced DIMM where 4..7 are reserved.
DimmEccPresent UINT32 ? ; < For each bit n 0..7, 1 = DIMM n is ECC capable.
DimmParPresent UINT32 ? ; < For each bit n 0..7, 1 = DIMM n is ADR/CMD Parity capable.
DimmTrainFail UINT16 ? ; < Bitmap showing which dimms failed training
ChannelTrainFail UINT16 ? ; < Bitmap showing the channel information about failed Chip Selects
; < 0 in any bit field indicates Channel 0
; < 1 in any bit field indicates Channel 1
Dct UINT8 ? ; < Need to be removed
; < DCT pointer
GangedMode BOOLEAN ? ; < Ganged mode
; < 0 = disabled
; < 1 = enabled
LogicalCpuid CPU_LOGICAL_ID {} ; < The logical CPUID of the node
HostBiosSrvc1 UINT16 ? ; < UINT16 sized general purpose field for use by host BIOS. Scratch space.
HostBiosSrvc2 UINT32 ? ; < UINT32 sized general purpose field for use by host BIOS. Scratch space.
MLoad UINT8 ? ; < Need to be removed
; < Number of devices loading MAA bus
MaxAsyncLat UINT8 ? ; < Legacy wrapper
ChbD3Rcvrdly UINT8 ? ; < Legacy wrapper
ChaMaxRdLat UINT16 ? ; < Max Read Latency (ns) for DCT 0
ChbD3BcRcvrdly UINT8 ? ; < CHB DIMM 3 Check UINT8 Receiver Enable Delay
DctData POINTER ? ; < Pointed to a dynamically allocated array of DCT_STRUCTs
DctCount UINT8 ? ; < Number of DCTs per this Die
Reserved UINT8 (16) DUP (?) ; < Reserved
DIE_STRUCT ENDS
; *********************************************************************
; * S3 Support structure
; *********************************************************************
; AmdInitResume, AmdS3LateRestore, and AmdS3Save param structure
AMD_S3_PARAMS STRUCT
Signature UINT32 ? ; < "ASTR" for AMD Suspend-To-RAM
Version UINT16 ? ; < S3 Params version number
Flags UINT32 ? ; < Indicates operation
NvStorage POINTER ? ; < Pointer to memory critical save state data
NvStorageSize UINT32 ? ; < Size in bytes of the NvStorage region
VolatileStorage POINTER ? ; < Pointer to remaining AMD save state data
VolatileStorageSize UINT32 ? ; < Size in bytes of the VolatileStorage region
AMD_S3_PARAMS ENDS
; ===============================================================================
; MEM_PARAMETER_STRUCT
; This data structure is used to pass wrapper parameters to the memory configuration code
; ===============================================================================
MEM_PARAMETER_STRUCT STRUCT
; Basic (Return parameters)
; (This section contains the outbound parameters from the memory init code)
GStatus BOOLEAN (GsbEOL) DUP (?) ; < Global Status bitfield
HoleBase UINT32 ? ; < If not zero Base[47:16] (system address) of sub 4GB dram hole for HW remapping.
Sub4GCacheTop UINT32 ? ; < If not zero, the 32-bit top of cacheable memory.
Sub1THoleBase UINT32 ? ; < If not zero Base[47:16] (system address) of sub 1TB dram hole.
SysLimit UINT32 ? ; < Limit[47:16] (system address)
DDR3Voltage DIMM_VOLTAGE ? ; < Find support voltage and send back to platform BIOS.
ExternalVrefValue UINT8 ? ; < Target reference voltage for external Vref for training
MemData POINTER ? ; < Pointer to MEM_DATA_STRUCT
; Advanced (Optional parameters)
; Optional (all defaults values will be initialized by the
; 'AmdMemInitDataStructDef' based on AMD defaults. It is up
; to the IBV/OEM to change the defaults after initialization
; but prior to the main entry to the memory code):
; Memory Map/Mgt.
BottomIo UINT16 ? ; < Bottom of 32-bit IO space (8-bits)
; < NV_BOTTOM_IO[7:0]=Addr[31:24]
MemHoleRemapping BOOLEAN ? ; < Memory Hole Remapping (1-bit)
; < FALSE = disable
; < TRUE = enable
LimitMemoryToBelow1Tb BOOLEAN ? ; < Limit memory address space to below 1 TB
; < FALSE = disable
; < TRUE = enable
; Dram Timing
UserTimingMode USER_MEMORY_TIMING_MODE ? ; < User Memclock Mode
MemClockValue MEMORY_BUS_SPEED ? ; < Memory Clock Value
; Dram Configuration
EnableBankIntlv BOOLEAN ? ; < Dram Bank (chip-select) Interleaving (1-bit)
; < FALSE =disable (AMD default)
; < TRUE =enable
EnableNodeIntlv BOOLEAN ? ; < Node Memory Interleaving (1-bit)
; < FALSE = disable (AMD default)
; < TRUE = enable
EnableChannelIntlv BOOLEAN ? ; < Channel Interleaving (1-bit)
; < FALSE = disable (AMD default)
; < TRUE = enable
; ECC
EnableEccFeature BOOLEAN ? ; < enable ECC error to go into MCE
; < FALSE = disable (AMD default)
; < TRUE = enable
; Dram Power
EnablePowerDown BOOLEAN ? ; < CKE based power down mode (1-bit)
; < FALSE =disable (AMD default)
; < TRUE =enable
; Online Spare
EnableOnLineSpareCtl BOOLEAN ? ; < Chip Select Spare Control bit 0:
; < FALSE = disable Spare (AMD default)
; < TRUE = enable Spare
TableBasedAlterations POINTER ? ; < Point to an array of data bytes describing desired modifications to register settings.
PlatformMemoryConfiguration POINTER ?
; < Points to a table that contains platform specific settings
; < (i.e. MemClk routing, the number of DIMM slots per channel,...)
; < AGESA initializes this pointer with DefaultPlatformMemoryConfiguration that
; < contains default conservative settings. Platform BIOS can either tweak
; < DefaultPlatformMemoryConfiguration or reassign this pointer to its own table.
; <
EnableParity BOOLEAN ? ; < Parity control
; < TRUE = enable
; < FALSE = disable (AMD default)
EnableBankSwizzle BOOLEAN ? ; < BankSwizzle control
; < FALSE = disable
; < TRUE = enable (AMD default)
EnableMemClr BOOLEAN ? ; < Memory Clear functionality control
; < FALSE = disable
; < TRUE = enable (AMD default)
; Uma Configuration
UmaMode UMA_MODE ? ; < Uma Mode
; < 0 = None
; < 1 = Specified
; < 2 = Auto
UmaSize UINT32 ? ; < The size of shared graphics dram (16-bits)
; < NV_UMA_Size[31:0]=Addr[47:16]
; <
UmaBase UINT32 ? ; < The allocated Uma base address (32-bits)
; < NV_UMA_Base[31:0]=Addr[47:16]
; <
; Memory Restore Feature
MemRestoreCtl BOOLEAN ? ; < Memory context restore control
; < FALSE = perform memory init as normal (AMD default)
; < TRUE = restore memory context and skip training. This requires
; < MemContext is valid before AmdInitPost
SaveMemContextCtl BOOLEAN ? ; < Control switch to save memory context at the end of MemAuto
; < TRUE = AGESA will setup MemContext block before exit AmdInitPost
; < FALSE = AGESA will not setup MemContext block. Platform is
; < expected to call S3Save later in POST if it wants to
; < use memory context restore feature.
MemContext AMD_S3_PARAMS {} ; < Memory context block describes the data that platform needs to
; < save and restore for memory context restore feature to work.
; < It uses the subset of S3Save block to save/restore. Hence platform
; < may save only S3 block and uses it for both S3 resume and
; < memory context restore.
; < - If MemRestoreCtl is TRUE, platform needs to pass in MemContext
; < before AmdInitPost.
; < - If SaveMemContextCtl is TRUE, platform needs to save MemContext
; < right after AmdInitPost.
ExternalVrefCtl BOOLEAN ? ; < Control the use of external Vref
; < TRUE = AGESA will use the function defined in "AGESA_EXTERNAL____TRAIN_VREF_CHANGE" in function list
; < to change the vref
; < FALSE = AGESA will will use the internal vref control.
ForceTrainMode FORCE_TRAIN_MODE ? ; < Training Mode
; < 0 = Force 1D Training for all configurations
; < 1 = Force training for all configurations
; < 2 = Auto - AGESA will control
MEM_PARAMETER_STRUCT ENDS
; ===============================================================================
; Function definition
; This data structure passes function pointers to the memory configuration code.
; The wrapper can use this structure with customized versions
; ================================================================================
MEM_FUNCTION_STRUCT STRUCT
; PUBLIC required Internal functions
amdMemGetPsCfgU POINTER ? ; < Proc for Unbuffered DIMMs, platform specific
amdMemGetPsCfgR POINTER ? ; < Proc for Registered DIMMs, platform specific
; PUBLIC optional functions
amdMemEccInit POINTER ? ; < NB proc for ECC feature
amdMemChipSelectInterleaveInit POINTER ? ; < NB proc for CS interleave feature
amdMemDctInterleavingInit POINTER ? ; < NB proc for Channel interleave feature
amdMemMctInterleavingInit POINTER ? ; < NB proc for Node interleave feature
amdMemParallelTraining POINTER ? ; < NB proc for parallel training feature
amdMemEarlySampleSupport POINTER ? ; < NB code for early sample support feature
amdMemMultiPartInitSupport POINTER ? ; < NB code for 'multi-part'
amdMemOnlineSpareSupport POINTER ? ; < NB code for On-Line Spare feature
amdMemUDimmInit POINTER ? ; < NB code for UDIMMs
amdMemRDimmInit POINTER ? ; < NB code for RDIMMs
amdMemLrDimmInit POINTER ? ; < NB code for LRDIMMs
Reserved UINT32 (100) DUP (?) ; < Reserved for later function definition
MEM_FUNCTION_STRUCT ENDS
; ===============================================================================
; Socket Structure
; ===============================================================================
MEM_SOCKET_STRUCT STRUCT
ChannelPtr POINTER (MAX_CHANNELS_PER_SOCKET) DUP (?) ; < Pointers to each channels training data
TimingsPtr POINTER (MAX_CHANNELS_PER_SOCKET) DUP (?) ; < Pointers to each channels timing data
MEM_SOCKET_STRUCT ENDS
; ===============================================================================
; MEM_DATA_STRUCT
; ===============================================================================
MEM_DATA_STRUCT STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < AGESA Standard Header
ParameterListPtr POINTER ? ; < List of input Parameters
FunctionList MEM_FUNCTION_STRUCT {} ; < List of function Pointers
GetPlatformCfg POINTER (MAX_PLATFORM_TYPES) DUP (?) ; < look-up platform info
ErrorHandling POINTER ? ; < Error Handling
; SocketList is a shortcut for IBVs to retrieve training
; and timing data for each channel indexed by socket/channel,
; eliminating their need to parse die/dct/channel etc.
; It contains pointers to the populated data structures for
; each channel and skips the channel structures that are
; unpopulated. In the case of channels sharing the same DCT,
; the pTimings pointers will point to the same DCT Timing data.
SocketList MEM_SOCKET_STRUCT (MAX_SOCKETS_SUPPORTED) DUP ({}) ; < Socket list for memory code
DiesPerSystem POINTER ? ; < Pointed to an array of DIE_STRUCTs
DieCount UINT8 ? ; < Number of MCTs in the system.
SpdDataStructure POINTER ? ; < Pointer to SPD Data structure
PlatFormConfig POINTER ? ; < Pointer to Platform profile/build option config structure
IsFlowControlSupported BOOLEAN ? ; < Indicates if flow control is supported
TscRate UINT32 ? ; < The rate at which the TSC increments in megahertz.
MEM_DATA_STRUCT ENDS
; ===============================================================================
; UMA_INFO_STRUCT
; ===============================================================================
UMA_INFO STRUCT
UmaBase UINT64 ? ; < UmaBase[63:0] = Addr[63:0]
UmaSize UINT32 ? ; < UmaSize[31:0] = Addr[31:0]
UmaAttributes UINT32 ? ; < Indicate the attribute of Uma
UmaMode UINT8 ? ; < Indicate the mode of Uma
MemClock UINT16 ? ; < Indicate memory running speed in MHz
Reserved UINT8 (3) DUP (?) ; < Reserved for future usage
UMA_INFO ENDS
; ===============================================================================
; Bitfield for ID
; ===============================================================================
ID_FIELD STRUCT
SocketId UINT16 ?
; OUT UINT16 SocketId:8; ; < Socket ID
; OUT UINT16 ModuleId:8; ; < Module ID
ID_FIELD ENDS
; ===============================================================================
; Union for ID of socket and module that will be passed out in call out
; ===============================================================================
ID_INFO UNION
IdField ID_FIELD {} ; < Bitfield for ID
IdInformation UINT16 ? ; < ID information for call out
ID_INFO ENDS
; AGESA MEMORY ERRORS
; AGESA_ALERT Memory Errors
MEM_ALERT_USER_TMG_MODE_OVERRULED EQU 04010000h ; < TIMING_MODE_SPECIFIC is requested but
; < cannot be applied to current configurations.
MEM_ALERT_ORG_MISMATCH_DIMM EQU 04010100h ; < DIMM organization miss-match
MEM_ALERT_BK_INT_DIS EQU 04010200h ; < Bank interleaving disable for internal issue
; AGESA_ERROR Memory Errors
MEM_ERROR_NO_DQS_POS_RD_WINDOW EQU 04010300h ; < No DQS Position window for RD DQS
MEM_ERROR_SMALL_DQS_POS_RD_WINDOW EQU 04020300h ; < Small DQS Position window for RD DQS
MEM_ERROR_NO_DQS_POS_WR_WINDOW EQU 04030300h ; < No DQS Position window for WR DQS
MEM_ERROR_SMALL_DQS_POS_WR_WINDOW EQU 04040300h ; < Small DQS Position window for WR DQS
MEM_ERROR_ECC_DIS EQU 04010400h ; < ECC has been disabled as a result of an internal issue
MEM_ERROR_DIMM_SPARING_NOT_ENABLED EQU 04010500h ; < DIMM sparing has not been enabled for an internal issues
MEM_ERROR_RCVR_EN_VALUE_TOO_LARGE EQU 04050300h ; < Receive Enable value is too large
MEM_ERROR_RCVR_EN_NO_PASSING_WINDOW EQU 04060300h ; < There is no DQS receiver enable window
MEM_ERROR_DRAM_ENABLED_TIME_OUT EQU 04010600h ; < Time out when polling DramEnabled bit
MEM_ERROR_DCT_ACCESS_DONE_TIME_OUT EQU 04010700h ; < Time out when polling DctAccessDone bit
MEM_ERROR_SEND_CTRL_WORD_TIME_OUT EQU 04010800h ; < Time out when polling SendCtrlWord bit
MEM_ERROR_PREF_DRAM_TRAIN_MODE_TIME_OUT EQU 04010900h ; < Time out when polling PrefDramTrainMode bit
MEM_ERROR_ENTER_SELF_REF_TIME_OUT EQU 04010A00h ; < Time out when polling EnterSelfRef bit
MEM_ERROR_FREQ_CHG_IN_PROG_TIME_OUT EQU 04010B00h ; < Time out when polling FreqChgInProg bit
MEM_ERROR_EXIT_SELF_REF_TIME_OUT EQU 04020A00h ; < Time out when polling ExitSelfRef bit
MEM_ERROR_SEND_MRS_CMD_TIME_OUT EQU 04010C00h ; < Time out when polling SendMrsCmd bit
MEM_ERROR_SEND_ZQ_CMD_TIME_OUT EQU 04010D00h ; < Time out when polling SendZQCmd bit
MEM_ERROR_DCT_EXTRA_ACCESS_DONE_TIME_OUT EQU 04010E00h ; < Time out when polling DctExtraAccessDone bit
MEM_ERROR_MEM_CLR_BUSY_TIME_OUT EQU 04010F00h ; < Time out when polling MemClrBusy bit
MEM_ERROR_MEM_CLEARED_TIME_OUT EQU 04020F00h ; < Time out when polling MemCleared bit
MEM_ERROR_FLUSH_WR_TIME_OUT EQU 04011000h ; < Time out when polling FlushWr bit
MEM_ERROR_MAX_LAT_NO_WINDOW EQU 04070300h ; < Fail to find pass during Max Rd Latency training
MEM_ERROR_PARALLEL_TRAINING_LAUNCH_FAIL EQU 04080300h ; < Fail to launch training code on an AP
MEM_ERROR_PARALLEL_TRAINING_TIME_OUT EQU 04090300h ; < Fail to finish parallel training
MEM_ERROR_NO_ADDRESS_MAPPING EQU 04011100h ; < No address mapping found for a dimm
MEM_ERROR_RCVR_EN_NO_PASSING_WINDOW_EQUAL_LIMIT EQU 040A0300h ; < There is no DQS receiver enable window and the value is equal to the largest value
MEM_ERROR_RCVR_EN_VALUE_TOO_LARGE_LIMIT_LESS_ONE EQU 040B0300h ; < Receive Enable value is too large and is 1 less than limit
MEM_ERROR_CHECKSUM_NV_SPDCHK_RESTRT_ERROR EQU 04011200h ; < SPD Checksum error for NV_SPDCHK_RESTRT
MEM_ERROR_NO_CHIPSELECT EQU 04011300h ; < No chipselects found
MEM_ERROR_UNSUPPORTED_333MHZ_UDIMM EQU 04011500h ; < Unbuffered dimm is not supported at 333MHz
MEM_ERROR_WL_PRE_OUT_OF_RANGE EQU 040C0300h ; < Returned PRE value during write levelization was out of range
MEM_ERROR_NO____RDDQS_WINDOW EQU 040D0300h ; < No RdDqs Window
MEM_ERROR_NO____RDDQS_HEIGHT EQU 040E0300h ; < No RdDqs Height
MEM_ERROR____DQS_ERROR EQU 040F0300h ; < RdDqs Error
MEM_ERROR_INVALID____RDDQS_VALUE EQU 04022400h ; < RdDqs invalid value found
MEM_ERROR____DQS_VREF_MARGIN_ERROR EQU 04023400h ; < RdDqs Vef Margin error found
MEM_ERROR_LR_IBT_NOT_FOUND EQU 04013500h ; < No LR dimm IBT value is found
MEM_ERROR_MR0_NOT_FOUND EQU 04023500h ; < No MR0 value is found
MEM_ERROR_ODT_PATTERN_NOT_FOUND EQU 04033500h ; < No odt pattern value is found
MEM_ERROR_RC2_IBT_NOT_FOUND EQU 04043500h ; < No RC2 IBT value is found
MEM_ERROR_RC10_OP_SPEED_NOT_FOUND EQU 04053500h ; < No RC10 op speed is found
MEM_ERROR_RTT_NOT_FOUND EQU 04063500h ; < No RTT value is found
MEM_ERROR_P___NOT_FOUND EQU 04073500h ; < No training config value is found
MEM_ERROR_SAO_NOT_FOUND EQU 04083500h ; < No slow access mode, Address timing and Output driver compensation value is found
MEM_ERROR_CLK_DIS_MAP_NOT_FOUND EQU 04093500h ; < No CLK disable map is found
MEM_ERROR_CKE_TRI_MAP_NOT_FOUND EQU 040A3500h ; < No CKE tristate map is found
MEM_ERROR_ODT_TRI_MAP_NOT_FOUND EQU 040B3500h ; < No ODT tristate map is found
MEM_ERROR_CS_TRI_MAP_NOT_FOUND EQU 040C3500h ; < No CS tristate map is found
MEM_ERROR_TRAINING_SEED_NOT_FOUND EQU 040D3500h ; < No training seed is found
; AGESA_WARNING Memory Errors
MEM_WARNING_UNSUPPORTED_QRDIMM EQU 04011600h ; < QR DIMMs detected but not supported
MEM_WARNING_UNSUPPORTED_UDIMM EQU 04021600h ; < U DIMMs detected but not supported
MEM_WARNING_UNSUPPORTED_SODIMM EQU 04031600h ; < SO-DIMMs detected but not supported
MEM_WARNING_UNSUPPORTED_X4DIMM EQU 04041600h ; < x4 DIMMs detected but not supported
MEM_WARNING_UNSUPPORTED_RDIMM EQU 04051600h ; < R DIMMs detected but not supported
MEM_WARNING_UNSUPPORTED_LRDIMM EQU 04061600h ; < LR DIMMs detected but not supported
MEM_WARNING_EMP_NOT_SUPPORTED EQU 04011700h ; < Processor is not capable for EMP
MEM_WARNING_EMP_CONFLICT EQU 04021700h ; < EMP cannot be enabled if channel interleaving,
; < bank interleaving, or bank swizzle is enabled.
MEM_WARNING_EMP_NOT_ENABLED EQU 04031700h ; < Memory size is not power of two.
MEM_WARNING_ECC_DIS EQU 04041700h ; < ECC has been disabled as a result of an internal issue
MEM_WARNING_PERFORMANCE_ENABLED_BATTERY_LIFE_PREFERRED EQU 04011800h ; < Performance has been enabled, but battery life is preferred.
MEM_WARNING_NO_SPDTRC_FOUND EQU 04011900h ; < No Trc timing value found in SPD of a dimm.
MEM_WARNING_NODE_INTERLEAVING_NOT_ENABLED EQU 04012000h ; < Node Interleaveing Requested, but could not be enabled
MEM_WARNING_CHANNEL_INTERLEAVING_NOT_ENABLED EQU 04012100h ; < Channel Interleaveing Requested, but could not be enabled
MEM_WARNING_BANK_INTERLEAVING_NOT_ENABLED EQU 04012200h ; < Bank Interleaveing Requested, but could not be enabled
MEM_WARNING_VOLTAGE_1_35_NOT_SUPPORTED EQU 04012300h ; < Voltage 1.35 determined, but could not be supported
MEM_WARNING_INITIAL_DDR3VOLT_NONZERO EQU 04012400h ; < DDR3 voltage initial value is not 0
MEM_WARNING_NO_COMMONLY_SUPPORTED_VDDIO EQU 04012500h ; < Cannot find a commonly supported VDDIO
; AGESA_FATAL Memory Errors
MEM_ERROR_MINIMUM_MODE EQU 04011A00h ; < Running in minimum mode
MEM_ERROR_MODULE_TYPE_MISMATCH_DIMM EQU 04011B00h ; < DIMM modules are miss-matched
MEM_ERROR_NO_DIMM_FOUND_ON_SYSTEM EQU 04011C00h ; < No DIMMs have been found on system
MEM_ERROR_MISMATCH_DIMM_CLOCKS EQU 04011D00h ; < DIMM clocks miss-matched
MEM_ERROR_NO_CYC_TIME EQU 04011E00h ; < No cycle time found
MEM_ERROR_HEAP_ALLOCATE_DYN_STORING_OF_TRAINED_TIMINGS EQU 04011F00h ; < Heap allocation error with dynamic storing of trained timings
MEM_ERROR_HEAP_ALLOCATE_FOR_DCT_STRUCT_AND_CH_DEF_STRUCTs EQU 04021F00h ; < Heap allocation error for DCT_STRUCT and CH_DEF_STRUCT
MEM_ERROR_HEAP_ALLOCATE_FOR_REMOTE_TRAINING_ENV EQU 04031F00h ; < Heap allocation error with REMOTE_TRAINING_ENV
MEM_ERROR_HEAP_ALLOCATE_FOR_SPD EQU 04041F00h ; < Heap allocation error for SPD data
MEM_ERROR_HEAP_ALLOCATE_FOR_RECEIVED_DATA EQU 04051F00h ; < Heap allocation error for RECEIVED_DATA during parallel training
MEM_ERROR_HEAP_ALLOCATE_FOR_S3_SPECIAL_CASE_REGISTERS EQU 04061F00h ; < Heap allocation error for S3 "SPECIAL_CASE_REGISTER"
MEM_ERROR_HEAP_ALLOCATE_FOR_TRAINING_DATA EQU 04071F00h ; < Heap allocation error for Training Data
MEM_ERROR_HEAP_ALLOCATE_FOR_IDENTIFY_DIMM_MEM_NB_BLOCK EQU 04081F00h ; < Heap allocation error for DIMM Identify "MEM_NB_BLOCK
MEM_ERROR_NO_CONSTRUCTOR_FOR_IDENTIFY_DIMM EQU 04022300h ; < No Constructor for DIMM Identify
MEM_ERROR_VDDIO_UNSUPPORTED EQU 04022500h ; < VDDIO of the dimms on the board is not supported
MEM_ERROR_HEAP_ALLOCATE_FOR___ EQU 040B1F00h ; < Heap allocation error for training data
MEM_ERROR_HEAP_DEALLOCATE_FOR___ EQU 040C1F00h ; < Heap de-allocation error for training data
; AGESA_CRITICAL Memory Errors
MEM_ERROR_HEAP_ALLOCATE_FOR_DMI_TABLE_DDR3 EQU 04091F00h ; < Heap allocation error for DMI table for DDR3
MEM_ERROR_HEAP_ALLOCATE_FOR_DMI_TABLE_DDR2 EQU 040A1F00h ; < Heap allocation error for DMI table for DDR2
MEM_ERROR_UNSUPPORTED_DIMM_CONFIG EQU 04011400h ; < Dimm population is not supported
; ----------------------------------------------------------------------------
; *
; * END OF MEMORY-SPECIFIC DATA STRUCTURES
; *
; *----------------------------------------------------------------------------
;
; ----------------------------------------------------------------------------
; *
; * CPU RELATED DEFINITIONS
; *
; *----------------------------------------------------------------------------
;
; CPU Event definitions.
; Defines used to filter CPU events based on functional blocks
CPU_EVENT_PM_EVENT_MASK EQU 0FF00FF00h
CPU_EVENT_PM_EVENT_CLASS EQU 008000400h
;================================================================
; CPU General events
; Heap allocation (AppFunction = 01h)
CPU_ERROR_HEAP_BUFFER_IS_NOT_PRESENT EQU 008000100h
CPU_ERROR_HEAP_IS_ALREADY_INITIALIZED EQU 008010100h
CPU_ERROR_HEAP_IS_FULL EQU 008020100h
CPU_ERROR_HEAP_BUFFER_HANDLE_IS_ALREADY_USED EQU 008030100h
CPU_ERROR_HEAP_BUFFER_HANDLE_IS_NOT_PRESENT EQU 008040100h
; BrandId (AppFunction = 02h)
CPU_ERROR_BRANDID_HEAP_NOT_AVAILABLE EQU 008000200h
; Micro code patch (AppFunction = 03h)
CPU_ERROR_MICRO_CODE_PATCH_IS_NOT_LOADED EQU 008000300h
; Power management (AppFunction = 04h)
CPU_EVENT_PM_PSTATE_OVERCURRENT EQU 008000400h
CPU_EVENT_PM_ALL_PSTATE_OVERCURRENT EQU 008010400h
CPU_ERROR_PSTATE_HEAP_NOT_AVAILABLE EQU 008020400h
CPU_ERROR_PM_NB_PSTATE_MISMATCH EQU 008030400h
; Other CPU events (AppFunction = 05h)
CPU_EVENT_BIST_ERROR EQU 008000500h
CPU_EVENT_UNKNOWN_PROCESSOR_FAMILY EQU 008010500h
CPU_EVENT_STACK_REENTRY EQU 008020500h
CPU_EVENT_CORE_NOT_IDENTIFIED EQU 008030500h
;=================================================================
; CPU Feature events
; Execution cache (AppFunction = 21h)
; AGESA_CACHE_SIZE_REDUCED 2101
; AGESA_CACHE_REGIONS_ACROSS_1MB 2102
; AGESA_CACHE_REGIONS_ACROSS_4GB 2103
; AGESA_REGION_NOT_ALIGNED_ON_BOUNDARY 2104
; AGESA_CACHE_START_ADDRESS_LESS_D0000 2105
; AGESA_THREE_CACHE_REGIONS_ABOVE_1MB 2106
; AGESA_DEALLOCATE_CACHE_REGIONS 2107
CPU_EVENT_EXECUTION_CACHE_ALLOCATION_ERROR EQU 008002100h
; Core Leveling (AppFunction = 22h)
CPU_WARNING_ADJUSTED_LEVELING_MODE EQU 008002200h
; HT Assist (AppFunction = 23h)
CPU_WARNING_NONOPTIMAL_HT_ASSIST_CFG EQU 008002300h
; CPU Build Configuration structures and definitions
; Build Configuration values for BLDGCFG_AP_MTRR_SETTINGS
AP_MTRR_SETTINGS STRUCT
MsrAddr UINT32 ? ; < Fixed-Sized MTRR address
MsrData UINT64 ? ; < MTRR Settings
AP_MTRR_SETTINGS ENDS
AMD_AP_MTRR_FIX64k_00000 EQU 000000250h
AMD_AP_MTRR_FIX16k_80000 EQU 000000258h
AMD_AP_MTRR_FIX16k_A0000 EQU 000000259h
AMD_AP_MTRR_FIX4k_C0000 EQU 000000268h
AMD_AP_MTRR_FIX4k_C8000 EQU 000000269h
AMD_AP_MTRR_FIX4k_D0000 EQU 00000026Ah
AMD_AP_MTRR_FIX4k_D8000 EQU 00000026Bh
AMD_AP_MTRR_FIX4k_E0000 EQU 00000026Ch
AMD_AP_MTRR_FIX4k_E8000 EQU 00000026Dh
AMD_AP_MTRR_FIX4k_F0000 EQU 00000026Eh
AMD_AP_MTRR_FIX4k_F8000 EQU 00000026Fh
CPU_LIST_TERMINAL EQU 0FFFFFFFFh
; ***********************************************************************
; *
; * AGESA interface Call-Out function parameter structures
; *
; **********************************************************************
; Parameters structure for interface call-out AgesaAllocateBuffer
AGESA_BUFFER_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
BufferLength UINT32 ? ; < Size of buffer to allocate
BufferHandle UINT32 ? ; < Identifier or name for the buffer
BufferPointer POINTER ? ; < location of the created buffer
AGESA_BUFFER_PARAMS ENDS
; Parameters structure for interface call-out AgesaRunCodeOnAp
AP_EXE_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
FunctionNumber UINT32 ? ; < Index of the procedure to execute
RelatedDataBlock POINTER ? ; < Location of data structure the procedure will use
RelatedBlockLength UINT32 ? ; < Size of the related data block
AP_EXE_PARAMS ENDS
; Parameters structure for the interface call-out AgesaReadSpd & AgesaReadSpdRecovery
AGESA_READ_SPD_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < standard header
SocketId UINT8 ? ; < Address of SPD - socket ID
MemChannelId UINT8 ? ; < Address of SPD - memory channel ID
DimmId UINT8 ? ; < Address of SPD - DIMM ID
Buffer POINTER ? ; < Location where to place the SPD content
MemData POINTER ? ; < Location of the MemData structure, for reference
AGESA_READ_SPD_PARAMS ENDS
; Buffer Handles
AMD_DMI_INFO_BUFFER_HANDLE EQU 000D000h ; < Assign 0x000D000 buffer handle to DMI function
AMD_PSTATE_DATA_BUFFER_HANDLE EQU 000D001h ; < Assign 0x000D001 buffer handle to Pstate data
AMD_PSTATE_ACPI_BUFFER_HANDLE EQU 000D002h ; < Assign 0x000D002 buffer handle to Pstate table
AMD_BRAND_ID_BUFFER_HANDLE EQU 000D003h ; < Assign 0x000D003 buffer handle to Brand ID
AMD_ACPI_SLIT_BUFFER_HANDLE EQU 000D004h ; < Assign 0x000D004 buffer handle to SLIT function
AMD_SRAT_INFO_BUFFER_HANDLE EQU 000D005h ; < Assign 0x000D005 buffer handle to SRAT function
AMD_WHEA_BUFFER_HANDLE EQU 000D006h ; < Assign 0x000D006 buffer handle to WHEA function
AMD_S3_INFO_BUFFER_HANDLE EQU 000D007h ; < Assign 0x000D007 buffer handle to S3 function
AMD_S3_NB_INFO_BUFFER_HANDLE EQU 000D008h ; < Assign 0x000D008 buffer handle to S3 NB device info
AMD_ACPI_ALIB_BUFFER_HANDLE EQU 000D009h ; < Assign 0x000D009 buffer handle to ALIB SSDT table
AMD_ACPI_IVRS_BUFFER_HANDLE EQU 000D00Ah ; < Assign 0x000D00A buffer handle to IOMMU IVRS table
AMD_BUFFER_HANDLE TEXTEQU <DWORD>
; ***********************************************************************
; *
; * AGESA interface Call-Out function prototypes
; *
; **********************************************************************
; ***********************************************************************
; *
; * AGESA interface structure definition and function prototypes
; *
; **********************************************************************
; *********************************************************************
; * Platform Configuration: The parameters in boot branch function
; *********************************************************************
; The possible platform control flow settings.
Nfcm EQU 0 ; < Normal Flow Control Mode.
UmaDr EQU 1 ; < UMA using Display Refresh flow control.
UmaIfcm EQU 2 ; < UMA using Isochronous Flow Control.
Ifcm EQU 3 ; < Isochronous Flow Control Mode (other than for UMA).
Iommu EQU 4 ; < An IOMMU is in use in the system.
MaxControlFlow EQU 5 ; < Not a control flow mode, use for limit checking.
PLATFORM_CONTROL_FLOW TEXTEQU <DWORD>
; Platform Deemphasis Levels.
DeemphasisLevelNone EQU 0 ; < No Deemphasis.
DeemphasisLevelMinus3 EQU 1 ; < Minus 3 db deemphasis.
DeemphasisLevelMinus6 EQU 2 ; < Minus 6 db deemphasis.
DeemphasisLevelMinus8 EQU 3 ; < Minus 8 db deemphasis.
DeemphasisLevelMinus11 EQU 4 ; < Minus 11 db deemphasis.
DeemphasisLevelMinus11pre8 EQU 5 ; < Minus 11, Minus 8 precursor db deemphasis.
DcvLevelNone EQU 16 ; < No DCV Deemphasis.
DcvLevelMinus2 EQU 17 ; < Minus 2 db DCV deemphasis.
DcvLevelMinus3 EQU 18 ; < Minus 3 db DCV deemphasis.
DcvLevelMinus5 EQU 19 ; < Minus 5 db DCV deemphasis.
DcvLevelMinus6 EQU 20 ; < Minus 6 db DCV deemphasis.
DcvLevelMinus7 EQU 21 ; < Minus 7 db DCV deemphasis.
DcvLevelMinus8 EQU 22 ; < Minus 8 db DCV deemphasis.
DcvLevelMinus9 EQU 23 ; < Minus 9 db DCV deemphasis.
DcvLevelMinus11 EQU 24 ; < Minus 11 db DCV deemphasis.
MaxPlatformDeemphasisLevel EQU 25 ; < Not a deemphasis level, use for limit checking.
PLATFORM_DEEMPHASIS_LEVEL TEXTEQU <DWORD>
; Provide Deemphasis Levels for HT Links.
;
; For each CPU to CPU or CPU to IO device HT link, the list of Deemphasis Levels will
; be checked for a match. The item matches for a Socket, Link if the link frequency is
; is in the inclusive range HighFreq:LoFreq.
; AGESA does not set deemphasis in IO devices, only in processors.
CPU_HT_DEEMPHASIS_LEVEL STRUCT
; Match fields
Socket UINT8 ? ; < One Socket on which this Link is located
Link UINT8 ? ; < The Link on this Processor.
LoFreq UINT8 ? ; < If the link is set to this frequency or greater, apply these levels, and
HighFreq UINT8 ? ; < If the link is set to this frequency or less, apply these levels.
; Value fields
ReceiverDeemphasis PLATFORM_DEEMPHASIS_LEVEL ? ; < The deemphasis level for this link
DcvDeemphasis PLATFORM_DEEMPHASIS_LEVEL ? ; < The DCV, or far transmitter deemphasis level.
CPU_HT_DEEMPHASIS_LEVEL ENDS
; The possible hardware prefetch mode settings.
HARDWARE_PREFETCHER_AUTO EQU 0 ; Use the recommended setting for the processor. In most cases, the recommended setting is enabled.
DISABLE_L1_PREFETCHER EQU 1 ; Use the recommended settings for the hardware prefetcher, but disable L1 prefetching.
DISABLE_HW_PREFETCHER_TRAINING_ON_SOFTWARE_PREFETCHES EQU 2 ; Use the recommended setting for the hardware prefetcher, but disable training on software prefetches.
DISABLE_L1_PREFETCHER_AND_HW_PREFETCHER_TRAINING_ON_SOFTWARE_PREFETCHES EQU 3 ; Use the recommended settings for the hardware prefetcher, but disable both the L1 prefetcher and training on software prefetches.
DISABLE_HARDWARE_PREFETCH EQU 4 ; Disable hardware prefetching.
MAX_HARDWARE_PREFETCH_MODE EQU 5 ; Not a hardware prefetch mode, use for limit checking.
HARDWARE_PREFETCH_MODE TEXTEQU <DWORD>
; The possible software prefetch mode settings.
SOFTWARE_PREFETCHES_AUTO EQU 0 ; Use the recommended setting for the processor. In most cases, the recommended setting is enabled.
DISABLE_SOFTWARE_PREFETCHES EQU 1 ; Disable software prefetches (convert software prefetch instructions to NOP).
MAX_SOFTWARE_PREFETCH_MODE EQU 2 ; Not a software prefetch mode, use for limit checking.
SOFTWARE_PREFETCH_MODE TEXTEQU <DWORD>
; Advanced performance tunings, prefetchers.
; These settings provide for performance tuning to optimize for specific workloads.
ADVANCED_PERFORMANCE_PROFILE STRUCT
HardwarePrefetchMode HARDWARE_PREFETCH_MODE ? ; This value provides for advanced performance tuning by controlling the hardware prefetcher setting.
SoftwarePrefetchMode SOFTWARE_PREFETCH_MODE ? ; This value provides for advanced performance tuning by controlling the software prefetch instructions.
DramPrefetchMode DRAM_PREFETCH_MODE ? ; This value provides for advanced performance tuning by controlling the DRAM prefetcher setting.
ADVANCED_PERFORMANCE_PROFILE ENDS
; The possible platform power policy settings.
Performance EQU 0 ; < Optimize for performance.
BatteryLife EQU 1 ; < Optimize for battery life.
MaxPowerPolicy EQU 2 ; < Not a power policy mode, use for limit checking.
PLATFORM_POWER_POLICY TEXTEQU <DWORD>
; Platform performance settings for optimized settings.
; Several configuration settings for the processor depend upon other parts and
; general designer choices for the system. The determination of these data points
; is not standard for all platforms, so the host environment needs to provide these
; to specify how the system is to be configured.
PERFORMANCE_PROFILE STRUCT
PlatformControlFlowMode PLATFORM_CONTROL_FLOW ? ; < The platform's control flow mode for optimum platform performance.
UseHtAssist BOOLEAN ? ; < HyperTransport link traffic optimization.
UseAtmMode BOOLEAN ? ; < HyperTransport link traffic optimization.
Use32ByteRefresh BOOLEAN ? ; < Display Refresh traffic generates 32 byte requests.
UseVariableMctIsocPriority BOOLEAN ? ; < The Memory controller will be set to Variable Isoc Priority.
AdvancedPerformanceProfile ADVANCED_PERFORMANCE_PROFILE {} ; < The advanced platform performance settings.
PlatformPowerPolicy PLATFORM_POWER_POLICY ? ; < The platform's desired power policy
PERFORMANCE_PROFILE ENDS
; Platform settings that describe the voltage regulator modules of the system.
; Many power management settings are dependent upon the characteristics of the
; on-board voltage regulator module (VRM). The host environment needs to provide
; these to specify how the system is to be configured.
PLATFORM_VRM_CONFIGURATION STRUCT
CurrentLimit UINT32 ? ; < Vrm Current Limit.
LowPowerThreshold UINT32 ? ; < Vrm Low Power Threshold.
SlewRate UINT32 ? ; < Vrm Slew Rate.
AdditionalDelay UINT32 ? ; < Vrm Additional Delay.
HiSpeedEnable BOOLEAN ? ; < Select high speed VRM.
InrushCurrentLimit UINT32 ? ; < Vrm Inrush Current Limit.
PLATFORM_VRM_CONFIGURATION ENDS
; The VRM types to characterize.
CoreVrm EQU 0 ; < VDD plane.
NbVrm EQU 1 ; < VDDNB plane.
MaxVrmType EQU 2 ; < Not a valid VRM type, use for limit checking.
PLATFORM_VRM_TYPE TEXTEQU <DWORD>
; FCH Platform Configuration Policy
FCH_PLATFORM_POLICY STRUCT
CfgSmbus0BaseAddress UINT16 ? ; SMBUS0 Controller Base Address
CfgSmbus1BaseAddress UINT16 ? ; SMBUS1 Controller Base Address
CfgSioPmeBaseAddress UINT16 ? ; I/O base address for LPC I/O target range
CfgAcpiPm1EvtBlkAddr UINT16 ? ; I/O base address of ACPI power management Event Block
CfgAcpiPm1CntBlkAddr UINT16 ? ; I/O base address of ACPI power management Control Block
CfgAcpiPmTmrBlkAddr UINT16 ? ; I/O base address of ACPI power management Timer Block
CfgCpuControlBlkAddr UINT16 ? ; I/O base address of ACPI power management CPU Control Block
CfgAcpiGpe0BlkAddr UINT16 ? ; I/O base address of ACPI power management General Purpose Event Block
CfgSmiCmdPortAddr UINT16 ? ; I/O base address of ACPI SMI Command Block
CfgAcpiPmaCntBlkAddr UINT16 ? ; I/O base address of ACPI power management additional control block
CfgGecShadowRomBase UINT32 ? ; 32-bit base address to the GEC shadow ROM
CfgWatchDogTimerBase UINT32 ? ; Watchdog Timer base address
CfgSpiRomBaseAddress UINT32 ? ; Base address for the SPI ROM controller
CfgHpetBaseAddress UINT32 ? ; HPET MMIO base address
CfgAzaliaSsid UINT32 ? ; Subsystem ID of HD Audio controller
CfgSmbusSsid UINT32 ? ; Subsystem ID of SMBUS controller
CfgIdeSsid UINT32 ? ; Subsystem ID of IDE controller
CfgSataAhciSsid UINT32 ? ; Subsystem ID of SATA controller in AHCI mode
CfgSataIdeSsid UINT32 ? ; Subsystem ID of SATA controller in IDE mode
CfgSataRaid5Ssid UINT32 ? ; Subsystem ID of SATA controller in RAID5 mode
CfgSataRaidSsid UINT32 ? ; Subsystem ID of SATA controller in RAID mode
CfgEhciSsid UINT32 ? ; Subsystem ID of EHCI
CfgOhciSsid UINT32 ? ; Subsystem ID of OHCI
CfgLpcSsid UINT32 ? ; Subsystem ID of LPC ISA Bridge
CfgSdSsid UINT32 ? ; Subsystem ID of SecureDigital controller
CfgXhciSsid UINT32 ? ; Subsystem ID of XHCI
CfgFchPort80BehindPcib BOOLEAN ? ; Is port80 cycle going to the PCI bridge
CfgFchEnableAcpiSleepTrap BOOLEAN ? ; ACPI sleep SMI enable/disable
CfgFchGppLinkConfig GPP_LINKMODE ? ; FCH GPP link configuration
CfgFchGppPort0Present BOOLEAN ? ; Is FCH GPP port 0 present
CfgFchGppPort1Present BOOLEAN ? ; Is FCH GPP port 1 present
CfgFchGppPort2Present BOOLEAN ? ; Is FCH GPP port 2 present
CfgFchGppPort3Present BOOLEAN ? ; Is FCH GPP port 3 present
CfgFchGppPort0HotPlug BOOLEAN ? ; Is FCH GPP port 0 hotplug capable
CfgFchGppPort1HotPlug BOOLEAN ? ; Is FCH GPP port 1 hotplug capable
CfgFchGppPort2HotPlug BOOLEAN ? ; Is FCH GPP port 2 hotplug capable
CfgFchGppPort3HotPlug BOOLEAN ? ; Is FCH GPP port 3 hotplug capable
CfgFchEsataPortBitMap UINT8 ? ; ESATA Port definition, eg: [0]=1, means port 0 is ESATA capable
CfgFchIrPinControl UINT8 ? ; Register bitfield describing Infrared Pin Control:
CfgFchSdClockControl SD_CLOCK_CONTROL ? ; FCH SD Clock Control
CfgFchSciMapControl POINTER ? ; FCH SCI Mapping Control
CfgFchSataPhyControl POINTER ? ; FCH SATA PHY Control
CfgFchGpioControl POINTER ? ; FCH GPIO Control
FCH_PLATFORM_POLICY ENDS
; Build Option/Configuration Boolean Structure
BUILD_OPT_CFG STRUCT
; Build Option Area
VersionString AMD_CODE_HEADER {} ; < AMD embedded code version string
OptionUDimms BOOLEAN ? ; < UDIMMS
OptionRDimms BOOLEAN ? ; < RDIMMS
OptionLrDimms BOOLEAN ? ; < LRDIMMS
OptionEcc BOOLEAN ? ; < ECC
OptionBankInterleave BOOLEAN ? ; < BANK_INTERLEAVE
OptionDctInterleave BOOLEAN ? ; < DCT_INTERLEAVE
OptionNodeInterleave BOOLEAN ? ; < NODE_INTERLEAVE
OptionParallelTraining BOOLEAN ? ; < PARALLEL_TRAINING
OptionOnlineSpare BOOLEAN ? ; < ONLINE_SPARE
OptionMemRestore BOOLEAN ? ; < MEM CONTEXT RESTORE
OptionMultisocket BOOLEAN ? ; < MULTISOCKET
OptionAcpiPstates BOOLEAN ? ; < ACPI_PSTATES
OptionPStatesInHpcMode BOOLEAN ? ; < PSTATES_HPC_MODE
OptionSrat BOOLEAN ? ; < SRAT
OptionSlit BOOLEAN ? ; < SLIT
OptionWhea BOOLEAN ? ; < WHEA
OptionDmi BOOLEAN ? ; < DMI
OptionEarlySamples BOOLEAN ? ; < EARLY_SAMPLES
OptionAddrToCsTranslator BOOLEAN ? ; < ADDR_TO_CS_TRANSLATOR
; Build Configuration Area
CfgPciMmioAddress UINT64 ? ; < PciMmioBase
CfgPciMmioSize UINT32 ? ; < PciMmioSize
CfgPlatVrmCfg PLATFORM_VRM_CONFIGURATION (MaxVrmType) DUP ({}) ; < Several configuration settings for the voltage regulator modules.
CfgPlatNumIoApics UINT32 ? ; < PlatformApicIoNumber
CfgMemInitPstate UINT32 ? ; < MemoryInitPstate
CfgPlatformC1eMode PLATFORM_C1E_MODES ? ; < PlatformC1eMode
CfgPlatformC1eOpData UINT32 ? ; < PlatformC1eOpData
CfgPlatformC1eOpData1 UINT32 ? ; < PlatformC1eOpData1
CfgPlatformC1eOpData2 UINT32 ? ; < PlatformC1eOpData2
CfgPlatformC1eOpData3 UINT32 ? ; < PlatformC1eOpData3
CfgPlatformCStateMode PLATFORM_CSTATE_MODES ? ; < PlatformCStateMode
CfgPlatformCStateOpData UINT32 ? ; < PlatformCStateOpData
CfgPlatformCStateIoBaseAddress UINT16 ? ; < PlatformCStateIoBaseAddress
CfgPlatformCpbMode PLATFORM_CPB_MODES ? ; < PlatformCpbMode
CfgLowPowerPstateForProcHot PLATFORM_LOW_POWER_PSTATE_MODES ? ; < Low power Pstate for PROCHOT mode
CfgCoreLevelingMode UINT32 ? ; < CoreLevelingCofig
CfgPerformanceProfile PERFORMANCE_PROFILE {} ; < The platform's control flow mode and platform performance settings.
CfgPlatformDeemphasisList POINTER ? ; < HT Deemphasis
CfgAmdPlatformType UINT32 ? ; < AmdPlatformType
CfgAmdPstateCapValue UINT32 ? ; < Amd pstate ceiling enabling deck
CfgMemoryBusFrequencyLimit MEMORY_BUS_SPEED ? ; < Memory Bus Frequency Limit
CfgMemoryModeUnganged BOOLEAN ? ; < Memory Mode Unganged
CfgMemoryQuadRankCapable BOOLEAN ? ; < Memory Quad Rank Capable
CfgMemoryQuadrankType QUANDRANK_TYPE ? ; < Memory Quadrank Type
CfgMemoryRDimmCapable BOOLEAN ? ; < Memory RDIMM Capable
CfgMemoryLRDimmCapable BOOLEAN ? ; < Memory LRDIMM Capable
CfgMemoryUDimmCapable BOOLEAN ? ; < Memory UDIMM Capable
CfgMemorySODimmCapable BOOLEAN ? ; < Memory SODimm Capable
CfgLimitMemoryToBelow1Tb BOOLEAN ? ; < Limit memory address space to below 1TB
CfgMemoryEnableBankInterleaving BOOLEAN ? ; < Memory Enable Bank Interleaving
CfgMemoryEnableNodeInterleaving BOOLEAN ? ; < Memory Enable Node Interleaving
CfgMemoryChannelInterleaving BOOLEAN ? ; < Memory Channel Interleaving
CfgMemoryPowerDown BOOLEAN ? ; < Memory Power Down
CfgPowerDownMode POWER_DOWN_MODE ? ; < Power Down Mode
CfgOnlineSpare BOOLEAN ? ; < Online Spare
CfgMemoryParityEnable BOOLEAN ? ; < Memory Parity Enable
CfgBankSwizzle BOOLEAN ? ; < Bank Swizzle
CfgTimingModeSelect USER_MEMORY_TIMING_MODE ? ; < Timing Mode Select
CfgMemoryClockSelect MEMORY_BUS_SPEED ? ; < Memory Clock Select
CfgDqsTrainingControl BOOLEAN ? ; < Dqs Training Control
CfgIgnoreSpdChecksum BOOLEAN ? ; < Ignore Spd Checksum
CfgUseBurstMode BOOLEAN ? ; < Use Burst Mode
CfgMemoryAllClocksOn BOOLEAN ? ; < Memory All Clocks On
CfgEnableEccFeature BOOLEAN ? ; < Enable ECC Feature
CfgEccRedirection BOOLEAN ? ; < ECC Redirection
CfgScrubDramRate UINT16 ? ; < Scrub Dram Rate
CfgScrubL2Rate UINT16 ? ; < Scrub L2Rate
CfgScrubL3Rate UINT16 ? ; < Scrub L3Rate
CfgScrubIcRate UINT16 ? ; < Scrub Ic Rate
CfgScrubDcRate UINT16 ? ; < Scrub Dc Rate
CfgEccSyncFlood BOOLEAN ? ; < ECC Sync Flood
CfgEccSymbolSize UINT16 ? ; < ECC Symbol Size
CfgHeapDramAddress UINT64 ? ; < Heap contents will be temporarily stored in this address during the transition
CfgNodeMem1GBAlign BOOLEAN ? ; < Node Mem 1GB boundary Alignment
CfgS3LateRestore BOOLEAN ? ; < S3 Late Restore
CfgAcpiPstateIndependent BOOLEAN ? ; < PSD method dependent/Independent
CfgApMtrrSettingsList POINTER ? ; < The AP's MTRR settings before final halt
CfgUmaMode UMA_MODE ? ; < Uma Mode
CfgUmaSize UINT32 ? ; < Uma Size [31:0]=Addr[47:16]
CfgUmaAbove4G BOOLEAN ? ; < Uma Above 4G Support
CfgUmaAlignment UMA_ALIGNMENT ? ; < Uma alignment
CfgProcessorScopeInSb BOOLEAN ? ; < ACPI Processor Object in \_SB scope
CfgProcessorScopeName0 CHAR8 ? ; < OEM specific 1st character of processor scope name.
CfgProcessorScopeName1 CHAR8 ? ; < OEM specific 2nd character of processor scope name.
CfgGnbHdAudio UINT8 ? ; < Gnb HD Audio Enable
CfgAbmSupport UINT8 ? ; < ABM support
CfgDynamicRefreshRate UINT8 ? ; < Dynamic refresh rate
CfgLcdBackLightControl UINT16 ? ; < Lcd back light control
CfgGnb3dStereoPinIndex UINT8 ? ; < 3D Stereo Pin ID
CfgTempPcieMmioBaseAddress UINT32 ? ; < Temp pcie MMIO base address
CfgGnbIGPUSSID UINT32 ? ; < Gnb internal GPU SSID
CfgGnbHDAudioSSID UINT32 ? ; < Gnb HD Audio SSID
CfgGnbPcieSSID UINT32 ? ; < Gnb PCIe SSID
CfgLvdsSpreadSpectrum UINT16 ? ; < Lvds Spread Spectrum. Build-time customizable only
CfgLvdsSpreadSpectrumRate UINT16 ? ; < Lvds Spread Spectrum Rate. Build-time customizable only
FchBldCfg POINTER ? ; < FCH platform build configuration policy
CfgIommuSupport BOOLEAN ? ; IOMMU support
CfgLvdsPowerOnSeqDigonToDe UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqDeToVaryBl UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqDeToDigon UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqVaryBlToDe UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqOnToOffDelay UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqVaryBlToBlon UINT8 ? ; Panel initialization timing
CfgLvdsPowerOnSeqBlonToVaryBl UINT8 ? ; Panel initialization timing
CfgLvdsMaxPixelClockFreq UINT16 ? ; The maximum pixel clock frequency supported
CfgLcdBitDepthControlValue UINT32 ? ; The LCD bit depth control settings
CfgLvds24bbpPanelMode UINT8 ? ; The LVDS 24 BBP mode
CfgLvdsMiscControl LVDS_MISC_CONTROL {}; THe LVDS Misc control
CfgPcieRefClkSpreadSpectrum UINT16 ? ; PCIe Reference Clock Spread Spectrum
CfgExternalVrefCtlFeature BOOLEAN ? ; External Vref control
CfgForceTrainMode FORCE_TRAIN_MODE ? ; < Force Train Mode
CfgGnbRemoteDisplaySupport BOOLEAN ? ; Wireless Display Support
CfgIvrsExclusionRangeList POINTER ? ; IOMMU Exclusion Range List
Reserved BOOLEAN ? ; < reserved...
BUILD_OPT_CFG ENDS
; A structure containing platform specific operational characteristics. This
; structure is initially populated by the initializer with a copy of the same
; structure that was created at build time using the build configuration controls.
PLATFORM_CONFIGURATION STRUCT
PlatformProfile PERFORMANCE_PROFILE {} ; < Several configuration settings for the processor.
PlatformDeemphasisList POINTER ? ; < Deemphasis levels for the platform's HT links.
CoreLevelingMode UINT8 ? ; < Indicates how to balance the number of cores per processor.
C1eMode PLATFORM_C1E_MODES ? ; < Specifies the method of C1e enablement - Disabled, HW, or message based.
C1ePlatformData UINT32 ? ; < If C1eMode is HW, specifies the P_LVL3 I/O port of the platform.
C1ePlatformData1 UINT32 ? ; < If C1eMode is SW, specifies the address of chipset's SMI command port.
C1ePlatformData2 UINT32 ? ; < If C1eMode is SW, specifies the unique number used by the SMI handler to identify SMI source.
C1ePlatformData3 UINT32 ? ; < If C1eMode is Auto, specifies the P_LVL3 I/O port of the platform for HW C1e
CStateMode PLATFORM_CSTATE_MODES ? ; < Specifies the method of C-State enablement - Disabled, or C6.
CStatePlatformData UINT32 ? ; < This element specifies some pertinent data needed for the operation of the Cstate feature
; < If CStateMode is CStateModeC6, this item is reserved
CStateIoBaseAddress UINT16 ? ; < This item specifies a free block of 8 consecutive bytes of I/O ports that
; < can be used to allow the CPU to enter Cstates.
CpbMode PLATFORM_CPB_MODES ? ; < Specifies the method of core performance boost enablement - Disabled, or Auto.
UserOptionDmi BOOLEAN ? ; < When set to TRUE, the DMI data table is generated.
UserOptionPState BOOLEAN ? ; < When set to TRUE, the PState data tables are generated.
UserOptionSrat BOOLEAN ? ; < When set to TRUE, the SRAT data table is generated.
UserOptionSlit BOOLEAN ? ; < When set to TRUE, the SLIT data table is generated.
UserOptionWhea BOOLEAN ? ; < When set to TRUE, the WHEA data table is generated.
LowPowerPstateForProcHot PLATFORM_LOW_POWER_PSTATE_MODES ? ; < Specifies the method of low power Pstate for PROCHOT enablement - Disabled, or Auto.
PowerCeiling UINT32 ? ; < P-State Ceiling Enabling Deck - Max power milli-watts.
ForcePstateIndependent BOOLEAN ? ; < P-State _PSD independence or dependence.
PStatesInHpcMode BOOLEAN ? ; < High performance computing (HPC) mode
NumberOfIoApics UINT32 ? ; < Number of I/O APICs in the system
VrmProperties PLATFORM_VRM_CONFIGURATION (MaxVrmType) DUP ({}) ; < Several configuration settings for the voltage regulator modules.
ProcessorScopeInSb BOOLEAN ? ; < ACPI Processor Object in \_SB scope
ProcessorScopeName0 CHAR8 ? ; < OEM specific 1st character of processor scope name.
ProcessorScopeName1 CHAR8 ? ; < OEM specific 2nd character of processor scope name.
GnbHdAudio UINT8 ? ; < Control GFX HD Audio controller(Used for HDMI and DP display output),
; < essentially it enables function 1 of graphics device.
; < @li 0 = HD Audio disable
; < @li 1 = HD Audio enable
AbmSupport UINT8 ? ; < Automatic adjust LVDS/eDP Back light level support.It is
; < characteristic specific to display panel which used by platform design.
; < @li 0 = ABM support disabled
; < @li 1 = ABM support enabled
DynamicRefreshRate UINT8 ? ; < Adjust refresh rate on LVDS/eDP.
LcdBackLightControl UINT16 ? ; < The PWM frequency to LCD backlight control.
; < If equal to 0 backlight not controlled by iGPU.
PLATFORM_CONFIGURATION ENDS
; *********************************************************************
; * Structures for: AmdInitLate
; *********************************************************************
PROC_VERSION_LENGTH EQU 48
MAX_DIMMS_PER_SOCKET EQU 16
; Interface Parameter Structures
; DMI Type4 - Processor ID
TYPE4_PROC_ID STRUCT
ProcIdLsd UINT32 ? ; < Lower half of 64b ID
ProcIdMsd UINT32 ? ; < Upper half of 64b ID
TYPE4_PROC_ID ENDS
; DMI Type 4 - Processor information
TYPE4_DMI_INFO STRUCT
T4ProcType UINT8 ? ; < CPU Type
T4ProcFamily UINT8 ? ; < Family 1
T4ProcId TYPE4_PROC_ID {} ; < Id
T4Voltage UINT8 ? ; < Voltage
T4ExternalClock UINT16 ? ; < External clock
T4MaxSpeed UINT16 ? ; < Max speed
T4CurrentSpeed UINT16 ? ; < Current speed
T4Status UINT8 ? ; < Status
T4ProcUpgrade UINT8 ? ; < Up grade
T4CoreCount UINT8 ? ; < Core count
T4CoreEnabled UINT8 ? ; < Core Enable
T4ThreadCount UINT8 ? ; < Thread count
T4ProcCharacteristics UINT16 ? ; < Characteristics
T4ProcFamily2 UINT16 ? ; < Family 2
T4ProcVersion CHAR8 (PROC_VERSION_LENGTH) DUP (?) ; < Cpu version
TYPE4_DMI_INFO ENDS
; DMI Type 7 - Cache information
TYPE7_DMI_INFO STRUCT
T7CacheCfg UINT16 ? ; < Cache cfg
T7MaxCacheSize UINT16 ? ; < Max size
T7InstallSize UINT16 ? ; < Install size
T7SupportedSramType UINT16 ? ; < Supported Sram Type
T7CurrentSramType UINT16 ? ; < Current type
T7CacheSpeed UINT8 ? ; < Speed
T7ErrorCorrectionType UINT8 ? ; < ECC type
T7SystemCacheType UINT8 ? ; < Cache type
T7Associativity UINT8 ? ; < Associativity
TYPE7_DMI_INFO ENDS
; DMI Type 16 offset 04h - Location
OtherLocation EQU 01h ; < Assign 01 to Other
UnknownLocation EQU 2 ; < Assign 02 to Unknown
SystemboardOrMotherboard EQU 3 ; < Assign 03 to systemboard or motherboard
IsaAddonCard EQU 4 ; < Assign 04 to ISA add-on card
EisaAddonCard EQU 5 ; < Assign 05 to EISA add-on card
PciAddonCard EQU 6 ; < Assign 06 to PCI add-on card
McaAddonCard EQU 7 ; < Assign 07 to MCA add-on card
PcmciaAddonCard EQU 8 ; < Assign 08 to PCMCIA add-on card
ProprietaryAddonCard EQU 9 ; < Assign 09 to proprietary add-on card
NuBus EQU 10 ; < Assign 0A to NuBus
Pc98C20AddonCard EQU 11 ; < Assign 0A0 to PC-98/C20 add-on card
Pc98C24AddonCard EQU 12 ; < Assign 0A1 to PC-98/C24 add-on card
Pc98EAddoncard EQU 13 ; < Assign 0A2 to PC-98/E add-on card
Pc98LocalBusAddonCard EQU 14 ; < Assign 0A3 to PC-98/Local bus add-on card
DMI_T16_LOCATION TEXTEQU <DWORD> ;} DMI_T16_LOCATION;
; DMI Type 16 offset 05h - Memory Error Correction
OtherUse EQU 01h ; < Assign 01 to Other
UnknownUse EQU 2 ; < Assign 02 to Unknown
SystemMemory EQU 3 ; < Assign 03 to system memory
VideoMemory EQU 4 ; < Assign 04 to video memory
FlashMemory EQU 5 ; < Assign 05 to flash memory
NonvolatileRam EQU 6 ; < Assign 06 to non-volatile RAM
CacheMemory EQU 7 ; < Assign 07 to cache memory
DMI_T16_USE TEXTEQU <DWORD> ;} DMI_T16_USE;
; DMI Type 16 offset 07h - Maximum Capacity
Dmi16OtherErrCorrection EQU 01h ; < Assign 01 to Other
Dmi16UnknownErrCorrection EQU 2 ; < Assign 02 to Unknown
Dmi16NoneErrCorrection EQU 3 ; < Assign 03 to None
Dmi16Parity EQU 4 ; < Assign 04 to parity
Dmi16SingleBitEcc EQU 5 ; < Assign 05 to Single-bit ECC
Dmi16MultiBitEcc EQU 6 ; < Assign 06 to Multi-bit ECC
Dmi16Crc EQU 7 ; < Assign 07 to CRC
DMI_T16_ERROR_CORRECTION TEXTEQU <DWORD> ;} DMI_T16_ERROR_CORRECTION;
; DMI Type 16 - Physical Memory Array
TYPE16_DMI_INFO STRUCT
Location DMI_T16_LOCATION ? ; < The physical location of the Memory Array,
; < whether on the system board or an add-in board.
Use DMI_T16_USE ? ; < Identifies the function for which the array
; < is used.
MemoryErrorCorrection DMI_T16_ERROR_CORRECTION ? ; < The primary hardware error correction or
; < detection method supported by this memory array.
MaximumCapacity UINT32 ? ; < The maximum memory capacity, in kilobytes,
; < for the array.
NumberOfMemoryDevices UINT16 ? ; < The number of slots or sockets available
; < for memory devices in this array.
ExtMaxCapacity UINT64 ? ; < The maximum memory capacity, in bytes,
; < for this array.
TYPE16_DMI_INFO ENDS
; DMI Type 17 offset 0Eh - Form Factor
OtherFormFactor EQU 01h ; < Assign 01 to Other
UnknowFormFactor EQU 2 ; < Assign 02 to Unknown
SimmFormFactor EQU 3 ; < Assign 03 to SIMM
SipFormFactor EQU 4 ; < Assign 04 to SIP
ChipFormFactor EQU 5 ; < Assign 05 to Chip
DipFormFactor EQU 6 ; < Assign 06 to DIP
ZipFormFactor EQU 7 ; < Assign 07 to ZIP
ProprietaryCardFormFactor EQU 8 ; < Assign 08 to Proprietary Card
DimmFormFactorFormFactor EQU 9 ; < Assign 09 to DIMM
TsopFormFactor EQU 10 ; < Assign 10 to TSOP
RowOfChipsFormFactor EQU 11 ; < Assign 11 to Row of chips
RimmFormFactor EQU 12 ; < Assign 12 to RIMM
SodimmFormFactor EQU 13 ; < Assign 13 to SODIMM
SrimmFormFactor EQU 14 ; < Assign 14 to SRIMM
FbDimmFormFactor EQU 15 ; < Assign 15 to FB-DIMM
DMI_T17_FORM_FACTOR TEXTEQU <DWORD>
; DMI Type 17 offset 12h - Memory Type
OtherMemType EQU 01h ; < Assign 01 to Other
UnknownMemType EQU 2 ; < Assign 02 to Unknown
DramMemType EQU 3 ; < Assign 03 to DRAM
EdramMemType EQU 4 ; < Assign 04 to EDRAM
VramMemType EQU 5 ; < Assign 05 to VRAM
SramMemType EQU 6 ; < Assign 06 to SRAM
RamMemType EQU 7 ; < Assign 07 to RAM
RomMemType EQU 8 ; < Assign 08 to ROM
FlashMemType EQU 9 ; < Assign 09 to Flash
EepromMemType EQU 10 ; < Assign 10 to EEPROM
FepromMemType EQU 11 ; < Assign 11 to FEPROM
EpromMemType EQU 12 ; < Assign 12 to EPROM
CdramMemType EQU 13 ; < Assign 13 to CDRAM
ThreeDramMemType EQU 14 ; < Assign 14 to 3DRAM
SdramMemType EQU 15 ; < Assign 15 to SDRAM
SgramMemType EQU 16 ; < Assign 16 to SGRAM
RdramMemType EQU 17 ; < Assign 17 to RDRAM
DdrMemType EQU 18 ; < Assign 18 to DDR
Ddr2MemType EQU 19 ; < Assign 19 to DDR2
Ddr2FbdimmMemType EQU 20 ; < Assign 20 to DDR2 FB-DIMM
Ddr3MemType EQU 24 ; < Assign 24 to DDR3
Fbd2MemType EQU 25 ; < Assign 25 to FBD2
DMI_T17_MEMORY_TYPE TEXTEQU <DWORD>
; DMI Type 17 offset 13h - Type Detail
DMI_T17_TYPE_DETAIL STRUCT
Reserved1 UINT16 ?
; OUT UINT16 Reserved1:1; ; < Reserved
; OUT UINT16 Other:1; ; < Other
; OUT UINT16 Unknown:1; ; < Unknown
; OUT UINT16 FastPaged:1; ; < Fast-Paged
; OUT UINT16 StaticColumn:1; ; < Static column
; OUT UINT16 PseudoStatic:1; ; < Pseudo-static
; OUT UINT16 Rambus:1; ; < RAMBUS
; OUT UINT16 Synchronous:1; ; < Synchronous
; OUT UINT16 Cmos:1; ; < CMOS
; OUT UINT16 Edo:1; ; < EDO
; OUT UINT16 WindowDram:1; ; < Window DRAM
; OUT UINT16 CacheDram:1; ; < Cache Dram
; OUT UINT16 NonVolatile:1; ; < Non-volatile
; OUT UINT16 Reserved2:3; ; < Reserved
DMI_T17_TYPE_DETAIL ENDS
; DMI Type 17 - Memory Device
TYPE17_DMI_INFO STRUCT
TotalWidth UINT16 ? ; < Total Width, in bits, of this memory device, including any check or error-correction bits.
DataWidth UINT16 ? ; < Data Width, in bits, of this memory device.
MemorySize UINT16 ? ; < The size of the memory device.
FormFactor DMI_T17_FORM_FACTOR ? ; < The implementation form factor for this memory device.
DeviceSet UINT8 ? ; < Identifies when the Memory Device is one of a set of
; < Memory Devices that must be populated with all devices of
; < the same type and size, and the set to which this device belongs.
DeviceLocator CHAR8 (8) DUP (?) ; < The string number of the string that identifies the physically labeled socket or board position where the memory device is located.
BankLocator CHAR8 (10) DUP (?) ; < The string number of the string that identifies the physically labeled bank where the memory device is located.
MemoryType DMI_T17_MEMORY_TYPE ? ; < The type of memory used in this device.
TypeDetail DMI_T17_TYPE_DETAIL {} ; < Additional detail on the memory device type
Speed UINT16 ? ; < Identifies the speed of the device, in megahertz (MHz).
ManufacturerIdCode UINT64 ? ; < Manufacturer ID code.
SerialNumber CHAR8 (9) DUP (?) ; < Serial Number.
PartNumber CHAR8 (19) DUP (?) ; < Part Number.
Attributes UINT8 ? ; < Bits 7-4: Reserved, Bits 3-0: rank.
ExtSize UINT32 ? ; < Extended Size.
ConfigSpeed UINT16 ? ; < Configured memory clock speed
TYPE17_DMI_INFO ENDS
; Memory DMI Type 17 and 20 - for memory use
MEM_DMI_INFO STRUCT
TotalWidth UINT16 ? ; < Total Width, in bits, of this memory device, including any check or error-correction bits.
DataWidth UINT16 ? ; < Data Width, in bits, of this memory device.
MemorySize UINT16 ? ; < The size of the memory device.
FormFactor DMI_T17_FORM_FACTOR ? ; < The implementation form factor for this memory device.
DeviceLocator UINT8 ? ; < The string number of the string that identifies the physically labeled socket or board position where the memory device is located.
BankLocator UINT8 ? ; < The string number of the string that identifies the physically labeled bank where the memory device is located.
Speed UINT16 ? ; < Identifies the speed of the device, in megahertz (MHz).
ManufacturerIdCode UINT64 ? ; < Manufacturer ID code.
SerialNumber UINT8 (4) DUP (?) ; < Serial Number.
PartNumber UINT8 (18) DUP (?) ; < Part Number.
Attributes UINT8 ? ; < Bits 7-4: Reserved, Bits 3-0: rank.
ExtSize UINT32 ? ; < Extended Size.
Socket UINT8 ?
; OUT UINT8 Socket:3 ; < Socket ID
; OUT UINT8 Channel:2 ; < Channel ID
; OUT UINT8 Dimm:2 ; < DIMM ID
; OUT UINT8 DimmPresent:1 ; < Dimm Present
StartingAddr UINT32 ? ; < The physical address, in kilobytes, of a range
; < of memory mapped to the referenced Memory Device.
EndingAddr UINT32 ? ; < The handle, or instance number, associated with
; < the Memory Device structure to which this address
; < range is mapped.
ConfigSpeed UINT16 ? ; < Configured memory clock speed
ExtStartingAddr UINT64 ? ; < The physical address, in bytes, of a range of
; < memory mapped to the referenced Memory Device.
ExtEndingAddr UINT64 ? ; < The physical ending address, in bytes, of the last of
; < a range of addresses mapped to the referenced Memory Device.
MEM_DMI_INFO ENDS
; DMI Type 19 - Memory Array Mapped Address
TYPE19_DMI_INFO STRUCT
StartingAddr UINT32 ? ; < The physical address, in kilobytes,
; < of a range of memory mapped to the
; < specified physical memory array.
EndingAddr UINT32 ? ; < The physical ending address of the
; < last kilobyte of a range of addresses
; < mapped to the specified physical memory array.
MemoryArrayHandle UINT16 ? ; < The handle, or instance number, associated
; < with the physical memory array to which this
; < address range is mapped.
PartitionWidth UINT8 ? ; < Identifies the number of memory devices that
; < form a single row of memory for the address
; < partition defined by this structure.
ExtStartingAddr UINT64 ? ; < The physical address, in bytes, of a range of
; < memory mapped to the specified Physical Memory Array.
ExtEndingAddr UINT64 ? ; < The physical address, in bytes, of a range of
; < memory mapped to the specified Physical Memory Array.
TYPE19_DMI_INFO ENDS
; DMI Type 20 - Memory Device Mapped Address
TYPE20_DMI_INFO STRUCT
StartingAddr UINT32 ? ; < The physical address, in kilobytes, of a range
; < of memory mapped to the referenced Memory Device.
EndingAddr UINT32 ? ; < The handle, or instance number, associated with
; < the Memory Device structure to which this address
; < range is mapped.
MemoryDeviceHandle UINT16 ? ; < The handle, or instance number, associated with
; < the Memory Device structure to which this address
; < range is mapped.
MemoryArrayMappedAddressHandle UINT16 ? ; < The handle, or instance number, associated
; < with the Memory Array Mapped Address structure to
; < which this device address range is mapped.
PartitionRowPosition UINT8 ? ; < Identifies the position of the referenced Memory
; < Device in a row of the address partition.
InterleavePosition UINT8 ? ; < The position of the referenced Memory Device in
; < an interleave.
InterleavedDataDepth UINT8 ? ; < The maximum number of consecutive rows from the
; < referenced Memory Device that are accessed in a
; < single interleaved transfer.
ExtStartingAddr UINT64 ? ; < The physical address, in bytes, of a range of
; < memory mapped to the referenced Memory Device.
ExtEndingAddr UINT64 ? ; < The physical ending address, in bytes, of the last of
; < a range of addresses mapped to the referenced Memory Device.
TYPE20_DMI_INFO ENDS
; Collection of pointers to the DMI records
DMI_INFO STRUCT
T4 TYPE4_DMI_INFO (MAX_SOCKETS_SUPPORTED) DUP ({}) ; < Type 4 struc
T7L1 TYPE7_DMI_INFO (MAX_SOCKETS_SUPPORTED) DUP ({}) ; < Type 7 struc 1
T7L2 TYPE7_DMI_INFO (MAX_SOCKETS_SUPPORTED) DUP ({}) ; < Type 7 struc 2
T7L3 TYPE7_DMI_INFO (MAX_SOCKETS_SUPPORTED) DUP ({}) ; < Type 7 struc 3
T16 TYPE16_DMI_INFO {} ; < Type 16 struc
T17 TYPE17_DMI_INFO (MAX_SOCKETS_SUPPORTED * MAX_CHANNELS_PER_SOCKET * MAX_DIMMS_PER_CHANNEL) DUP ({}) ; < Type 17 struc
T19 TYPE19_DMI_INFO {} ; < Type 19 struc
T20 TYPE20_DMI_INFO (MAX_SOCKETS_SUPPORTED * MAX_CHANNELS_PER_SOCKET * MAX_DIMMS_PER_CHANNEL) DUP ({}) ; < Type 20 struc
DMI_INFO ENDS
; *********************************************************************
; * Interface call: AllocateExecutionCache
; *********************************************************************
MAX_CACHE_REGIONS EQU 3
; AllocateExecutionCache sub param structure for cached memory region
EXECUTION_CACHE_REGION STRUCT
ExeCacheStartAddr UINT32 ? ; < Start address
ExeCacheSize UINT32 ? ; < Size
EXECUTION_CACHE_REGION ENDS
; *********************************************************************
; * Interface call: AmdGetAvailableExeCacheSize
; *********************************************************************
; Get available Cache remain
AMD_GET_EXE_SIZE_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
AvailableExeCacheSize UINT32 ? ; < Remain size
AMD_GET_EXE_SIZE_PARAMS ENDS
; Selection type for core leveling
CORE_LEVEL_LOWEST EQU 0 ; < Level to lowest common denominator
CORE_LEVEL_TWO EQU 1 ; < Level to 2 cores
CORE_LEVEL_POWER_OF_TWO EQU 2 ; < Level to 1,2,4 or 8
CORE_LEVEL_NONE EQU 3 ; < Do no leveling
CORE_LEVEL_COMPUTE_UNIT EQU 4 ; < Level cores to one core per compute unit
CORE_LEVEL_ONE EQU 5 ; < Level to 1 core
CORE_LEVEL_THREE EQU 6 ; < Level to 3 cores
CORE_LEVEL_FOUR EQU 7 ; < Level to 4 cores
CORE_LEVEL_FIVE EQU 8 ; < Level to 5 cores
CORE_LEVEL_SIX EQU 9 ; < Level to 6 cores
CORE_LEVEL_SEVEN EQU 10 ; < Level to 7 cores
CORE_LEVEL_EIGHT EQU 11 ; < Level to 8 cores
CORE_LEVEL_NINE EQU 12 ; < Level to 9 cores
CORE_LEVEL_TEN EQU 13 ; < Level to 10 cores
CORE_LEVEL_ELEVEN EQU 14 ; < Level to 11 cores
CORE_LEVEL_TWELVE EQU 15 ; < Level to 12 cores
CORE_LEVEL_THIRTEEN EQU 16 ; < Level to 13 cores
CORE_LEVEL_FOURTEEN EQU 17 ; < Level to 14 cores
CORE_LEVEL_FIFTEEN EQU 18 ; < Level to 15 cores
CoreLevelModeMax EQU 19 ; < Used for bounds checking
CORE_LEVELING_TYPE TEXTEQU <DWORD>
; ***********************************************************************
; *
; * AGESA Basic Level interface structure definition and function prototypes
; *
; **********************************************************************
; *********************************************************************
; * Interface call: AmdCreateStruct
; *********************************************************************
; *********************************************************************
; * Interface call: AmdReleaseStruct
; *********************************************************************
; *********************************************************************
; * Interface call: AmdInitReset
; *********************************************************************
; AmdInitReset param structure
AMD_RESET_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
CacheRegion EXECUTION_CACHE_REGION (3) DUP ({}) ; < The cached memory region
HtConfig AMD_HT_RESET_INTERFACE {} ; < The interface for Ht Recovery
FchInterface FCH_RESET_INTERFACE {} ; Interface for FCH configuration
AMD_RESET_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitEarly
; *********************************************************************
; InitEarly param structure
; Provide defaults or customizations to each service performed in AmdInitEarly.
AMD_EARLY_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < The standard header
CacheRegion EXECUTION_CACHE_REGION (3) DUP ({}) ; < Execution Map Interface
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
HtConfig AMD_HT_INTERFACE {} ; < HyperTransport Interface
GnbConfig GNB_CONFIGURATION {} ; < GNB configuration
AMD_EARLY_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitPost
; *********************************************************************
; AmdInitPost param structure
AMD_POST_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
MemConfig MEM_PARAMETER_STRUCT {} ; < Memory post param
AMD_POST_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitEnv
; *********************************************************************
; AmdInitEnv param structure
AMD_ENV_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
GnbEnvConfiguration GNB_ENV_CONFIGURATION {} ; < platform operational characteristics.
FchInterface FCH_INTERFACE {} ; FCH configuration
AMD_ENV_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitMid
; *********************************************************************
; AmdInitMid param structure
AMD_MID_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
FchInterface FCH_INTERFACE {} ; FCH configuration
AMD_MID_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitLate
; *********************************************************************
; AmdInitLate param structure
AMD_LATE_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
IvrsExclusionRangeList POINTER ? ; < IVMD exclusion range descriptor
DmiTable POINTER ? ; < DMI Interface
AcpiPState POINTER ? ; < Acpi Pstate SSDT Table
AcpiSrat POINTER ? ; < SRAT Table
AcpiSlit POINTER ? ; < SLIT Table
AcpiWheaMce POINTER ? ; < WHEA MCE Table
AcpiWheaCmc POINTER ? ; < WHEA CMC Table
AcpiAlib POINTER ? ; < ALIB Table
AcpiIvrs POINTER ? ; < IOMMU ACPI IVRS(I/O Virtualization Reporting Structure) table
AMD_LATE_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitRecovery
; *********************************************************************
; CPU Recovery Parameters
AMD_CPU_RECOVERY_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard Header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics
AMD_CPU_RECOVERY_PARAMS ENDS
; AmdInitRecovery param structure
AMD_RECOVERY_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
MemConfig MEM_PARAMETER_STRUCT {} ; < Memory post param
CacheRegion EXECUTION_CACHE_REGION (3) DUP ({}) ; < The cached memory region. And the max cache region is 3
CpuRecoveryParams AMD_CPU_RECOVERY_PARAMS {} ; < Params for CPU related recovery init.
AMD_RECOVERY_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdInitResume
; *********************************************************************
; AmdInitResume param structure
AMD_RESUME_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < Platform operational characteristics
S3DataBlock AMD_S3_PARAMS {} ; < Save state data
AMD_RESUME_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdS3LateRestore
; *********************************************************************
; AmdS3LateRestore param structure
AMD_S3LATE_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
S3DataBlock AMD_S3_PARAMS {} ; < Save state data
AMD_S3LATE_PARAMS ENDS
; *********************************************************************
; * Interface call: AmdS3Save
; *********************************************************************
; AmdS3Save param structure
AMD_S3SAVE_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Standard header
PlatformConfig PLATFORM_CONFIGURATION {} ; < platform operational characteristics.
S3DataBlock AMD_S3_PARAMS {} ; < Standard header
FchInterface FCH_INTERFACE {} ; FCH configuration
AMD_S3SAVE_PARAMS ENDS
; General Services API
; *********************************************************************
; * Interface service call: AmdGetApicId
; *********************************************************************
; Request the APIC ID of a particular core.
AMD_APIC_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Header for library and services.
Socket UINT8 ? ; < The Core's Socket.
Core UINT8 ? ; < The Core id.
IsPresent BOOLEAN ? ; < The Core is present, and ApicAddress is valid.
ApicAddress UINT8 ? ; < The Core's APIC ID.
AMD_APIC_PARAMS ENDS
; *********************************************************************
; * Interface service call: AmdGetPciAddress
; *********************************************************************
; Request the PCI Address of a Processor Module (that is, its Northbridge)
AMD_GET_PCI_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Header for library and services.
Socket UINT8 ? ; < The Processor's socket
Module UINT8 ? ; < The Module in that Processor
IsPresent BOOLEAN ? ; < The Core is present, and PciAddress is valid.
PciAddress PCI_ADDR {} ; < The Processor's PCI Config Space address (Function 0, Register 0)
AMD_GET_PCI_PARAMS ENDS
; *********************************************************************
; * Interface service call: AmdIdentifyCore
; *********************************************************************
; Request the identity (Socket, Module, Core) of the current Processor Core
AMD_IDENTIFY_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Header for library and services.
Socket UINT8 ? ; < The current Core's Socket
Module UINT8 ? ; < The current Core's Processor Module
Core UINT8 ? ; < The current Core's core id.
AMD_IDENTIFY_PARAMS ENDS
; *********************************************************************
; * Interface service call: AmdReadEventLog
; *********************************************************************
; An Event Log Entry.
EVENT_PARAMS STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Header for library and services.
EventClass UINT32 ? ; < The severity of this event, matches AGESA_STATUS.
EventInfo UINT32 ? ; < The unique event identifier, zero means "no event".
DataParam1 UINT32 ? ; < Data specific to the Event.
DataParam2 UINT32 ? ; < Data specific to the Event.
DataParam3 UINT32 ? ; < Data specific to the Event.
DataParam4 UINT32 ? ; < Data specific to the Event.
EVENT_PARAMS ENDS
; *********************************************************************
; * Interface service call: AmdIdentifyDimm
; *********************************************************************
; Request the identity of dimm from system address
AMD_IDENTIFY_DIMM STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < Header for library and services.
MemoryAddress UINT64 ? ; < System Address that needs to be translated to dimm identification.
SocketId UINT8 ? ; < The socket on which the targeted address locates.
MemChannelId UINT8 ? ; < The channel on which the targeted address locates.
DimmId UINT8 ? ; < The dimm on which the targeted address locates.
AMD_IDENTIFY_DIMM ENDS
; Data structure for the Mapping Item between Unified ID for IDS Setup Option
; and the option value.
IDS_NV_ITEM STRUCT
IdsNvId UINT16 ? ; < Unified ID for IDS Setup Option.
IdsNvValue UINT16 ? ; < The value of IDS Setup Option.
IDS_NV_ITEM ENDS
; Data Structure for IDS CallOut Function
IDS_CALLOUT_STRUCT STRUCT
StdHeader AMD_CONFIG_PARAMS {} ; < The Standard Header for AGESA Service
IdsNvPtr POINTER ? ; < Memory Pointer of IDS NV Table
Reserved UINT32 ? ; < reserved
IDS_CALLOUT_STRUCT ENDS
AGESA_IDS_DFT_VAL EQU 0FFFFh; < Default value of every uninitlized NV item, the action for it will be ignored
AGESA_IDS_NV_END EQU 0FFFFh; < Flag specify end of option structure
; WARNING: Don't change the comment below, it used as signature for script
; AGESA IDS NV ID Definitions
AGESA_IDS_EXT_ID_START EQU 0000h; < specify the start of external NV id
AGESA_IDS_NV_UCODE EQU 0001h; < Enable or disable microcode patching
AGESA_IDS_NV_TARGET_PSTATE EQU 0002h; < Set the P-state required to be activated
AGESA_IDS_NV_POSTPSTATE EQU 0003h; < Set the P-state required to be activated through POST
AGESA_IDS_NV_BANK_INTERLEAVE EQU 0004h; < Enable or disable Bank Interleave
AGESA_IDS_NV_CHANNEL_INTERLEAVE EQU 0005h; < Enable or disable Channel Interleave
AGESA_IDS_NV_NODE_INTERLEAVE EQU 0006h; < Enable or disable Node Interleave
AGESA_IDS_NV_MEMHOLE EQU 0007h; < Enables or disable memory hole
AGESA_IDS_NV_SCRUB_REDIRECTION EQU 0008h; < Enable or disable a write to dram with corrected data
AGESA_IDS_NV_DRAM_SCRUB EQU 0009h; < Set the rate of background scrubbing for DRAM
AGESA_IDS_NV_DCACHE_SCRUB EQU 000Ah; < Set the rate of background scrubbing for the DCache.
AGESA_IDS_NV_L2_SCRUB EQU 000Bh; < Set the rate of background scrubbing for the L2 cache
AGESA_IDS_NV_L3_SCRUB EQU 000Ch; < Set the rate of background scrubbing for the L3 cache
AGESA_IDS_NV_ICACHE_SCRUB EQU 000Dh; < Set the rate of background scrubbing for the Icache
AGESA_IDS_NV_SYNC_ON_ECC_ERROR EQU 000Eh; < Enable or disable the sync flood on un-correctable ECC error
AGESA_IDS_NV_ECC_SYMBOL_SIZE EQU 000Fh; < Set ECC symbol size
AGESA_IDS_NV_ALL_MEMCLKS EQU 0010h; < Enable or disable all memory clocks enable
AGESA_IDS_NV_DCT_GANGING_MODE EQU 0011h; < Set the Ganged mode
AGESA_IDS_NV_DRAM_BURST_LENGTH32 EQU 0012h; < Set the DRAM Burst Length 32
AGESA_IDS_NV_MEMORY_POWER_DOWN EQU 0013h; < Enable or disable Memory power down mode
AGESA_IDS_NV_MEMORY_POWER_DOWN_MODE EQU 0014h; < Set the Memory power down mode
AGESA_IDS_NV_DLL_SHUT_DOWN EQU 0015h; < Enable or disable DLLShutdown
AGESA_IDS_NV_ONLINE_SPARE EQU 0016h; < Enable or disable the Dram controller to designate a DIMM bank as a spare for logical swap
AGESA_IDS_NV_HT_ASSIST EQU 0017h; < Enable or Disable HT Assist
AGESA_IDS_NV_ATMMODE EQU 0018h; < Enable or Disable ATM mode
AGESA_IDS_NV_HDTOUT EQU 0019h; < Enable or disable HDTOUT feature
AGESA_IDS_NV_HTLINKSOCKET EQU 001Ah; < HT Link Socket
AGESA_IDS_NV_HTLINKPORT EQU 001Bh; < HT Link Port
AGESA_IDS_NV_HTLINKFREQ EQU 001Ch; < HT Link Frequency
AGESA_IDS_NV_HTLINKWIDTHIN EQU 001Dh; < HT Link In Width
AGESA_IDS_NV_HTLINKWIDTHOUT EQU 001Eh; < HT Link Out Width
AGESA_IDS_NV_GNBHDAUDIOEN EQU 001Fh; < Enable or disable GNB HD Audio
AGESA_IDS_NV_CPB_EN EQU 0020h; < Core Performance Boost
AGESA_IDS_NV_HTC_EN EQU 0021h; < HTC Enable
AGESA_IDS_NV_HTC_OVERRIDE EQU 0022h; < HTC Override
AGESA_IDS_NV_HTC_PSTATE_LIMIT EQU 0023h; < HTC P-state limit select
AGESA_IDS_NV_HTC_TEMP_HYS EQU 0024h; < HTC Temperature Hysteresis
AGESA_IDS_NV_HTC_ACT_TEMP EQU 0025h; < HTC Activation Temp
AGESA_IDS_NV_POWER_POLICY EQU 0026h; < Select Platform Power Policy
AGESA_IDS_EXT_ID_END EQU 0027h; < specify the end of external NV ID
IDS_EX_NV_ID TEXTEQU <DWORD>
|