1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
/* $NoKeywords:$ */
/**
* @file
*
* mpsln3.c
*
* Platform specific settings for LN DDR3 SO-DIMM system
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: (Mem/Ps)
* @e \$Revision: 44324 $ @e \$Date: 2010-12-22 17:16:51 +0800 (Wed, 22 Dec 2010) $
*
**/
/*****************************************************************************
*
* Copyright (c) 2011, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ***************************************************************************
*
*/
/* This file contains routine that add platform specific support L1 */
#include "AGESA.h"
#include "AdvancedApi.h"
#include "mport.h"
#include "ma.h"
#include "Ids.h"
#include "cpuFamRegisters.h"
#include "mm.h"
#include "mn.h"
#include "mp.h"
#include "mu.h"
#include "OptionMemory.h"
#include "PlatformMemoryConfiguration.h"
#include "Filecode.h"
CODE_GROUP (G2_PEI)
RDATA_GROUP (G2_PEI)
#define FILECODE PROC_MEM_PS_LN_MPSLN3_FILECODE
/*----------------------------------------------------------------------------
* DEFINITIONS AND MACROS
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* TYPEDEFS AND STRUCTURES
*
*----------------------------------------------------------------------------
*/
/*----------------------------------------------------------------------------
* PROTOTYPES OF LOCAL FUNCTIONS
*
*----------------------------------------------------------------------------
*/
BOOLEAN
STATIC
MemPDoPsSLN3 (
IN OUT MEM_NB_BLOCK *NBPtr
);
/*
*-----------------------------------------------------------------------------
* EXPORTED FUNCTIONS
*
*-----------------------------------------------------------------------------
*/
STATIC CONST DRAM_TERM_ENTRY LnSDdr3DramTerm[] = {
{DDR800, ONE_DIMM, NO_DIMM, 2, 0, 0},
{DDR1066, ONE_DIMM, NO_DIMM, 2, 0, 0},
{DDR1333, ONE_DIMM, NO_DIMM, 1, 0, 0},
{DDR1600 + DDR1866, ONE_DIMM, NO_DIMM, 3, 0, 0},
{DDR800, TWO_DIMM, NO_DIMM, 3, 0, 2},
{DDR1066 + DDR1333, TWO_DIMM, NO_DIMM, 5, 0, 2},
{DDR1600 + DDR1866, TWO_DIMM, NO_DIMM, 4, 0, 1}
};
/* -----------------------------------------------------------------------------*/
/**
*
* This function is the constructor the platform specific settings for SO SIMM-DDR3 LN DDR3
*
* @param[in,out] *MemPtr Pointer to MEM_DATA_STRUCTURE
* @param[in,out] *ChannelPtr Pointer to CH_DEF_STRUCT
* @param[in,out] *PsPtr Pointer to MEM_PS_BLOCK
*
* @return AGESA_SUCCESS
*
*/
AGESA_STATUS
MemPConstructPsSLN3 (
IN OUT MEM_DATA_STRUCT *MemPtr,
IN OUT CH_DEF_STRUCT *ChannelPtr,
IN OUT MEM_PS_BLOCK *PsPtr
)
{
ASSERT (MemPtr != 0);
ASSERT (ChannelPtr != 0);
if ((ChannelPtr->MCTPtr->LogicalCpuid.Family & AMD_FAMILY_12_LN) == 0) {
return AGESA_UNSUPPORTED;
}
if (ChannelPtr->TechType != DDR3_TECHNOLOGY) {
return AGESA_UNSUPPORTED;
}
if (ChannelPtr->SODimmPresent != ChannelPtr->ChDimmValid) {
return AGESA_UNSUPPORTED;
}
PsPtr->MemPDoPs = MemPDoPsSLN3;
PsPtr->MemPGetPORFreqLimit = MemPGetPORFreqLimitDef;
return AGESA_SUCCESS;
}
/* -----------------------------------------------------------------------------*/
/**
*
* This is function sets the platform specific settings for S-DDR3 LN DDR3
*
* @param[in,out] *NBPtr Pointer to MEM_NB_BLOCK
*
* @return TRUE - Find settings for corresponding platform and dimm population.
* @return FALSE - Fail to find settings for corresponding platform and dimm population.
*
*/
BOOLEAN
STATIC
MemPDoPsSLN3 (
IN OUT MEM_NB_BLOCK *NBPtr
)
{
if (!MemPGetDramTerm (NBPtr, GET_SIZE_OF (LnSDdr3DramTerm), LnSDdr3DramTerm)) {
return FALSE;
}
return TRUE;
}
|
