blob: 7b666957b71722447fad9186381949bebdf298e0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/* This file is part of the coreboot project. */
#ifndef SUPERIO_WINBOND_W83667HG_A
#define SUPERIO_WINBOND_W83667HG_A
/* Pinmux configuration defines */
#define W83667HG_SPI_PINMUX_OFFSET 0x2a
#define W83667HG_SPI_PINMUX_GPIO4_SERIAL_B_MASK (1 << 2)
#define W83667HG_SPI_PINMUX_GPIO4 (0 << 2)
#define W83667HG_SPI_PINMUX_SERIAL_B (1 << 2)
/* Logical Device Numbers (LDN). */
#define W83667HG_A_FDC 0x00
#define W83667HG_A_PP 0x01
#define W83667HG_A_SP1 0x02 /* Com1 */
#define W83667HG_A_SP2 0x03 /* Com2 */
#define W83667HG_A_KBC 0x05
#define W83667HG_A_SPI 0x06
#define W83667HG_A_GPIO6789_V 0x07
#define W83667HG_A_WDT1 0x08
#define W83667HG_A_GPIO2345_V 0x09
#define W83667HG_A_ACPI 0x0A
#define W83667HG_A_HWM_TSI 0x0B /* HW monitor/SB-TSI/deep S5 */
#define W83667HG_A_PECI 0x0C
#define W83667HG_A_VID_BUSSEL 0x0D /* VID and BUSSEL */
#define W83667HG_A_GPIO_PP_OD 0x0F /* GPIO Push-Pull/Open drain select */
/* Virtual LDN for GPIO and SPI */
#define W83667HG_A_SPI1 ((1 << 8) | W83667HG_A_SPI)
#define W83667HG_A_GPIO1 ((1 << 8) | W83667HG_A_WDT1)
#define W83667HG_A_GPIO2 ((0 << 8) | W83667HG_A_GPIO2345_V)
#define W83667HG_A_GPIO3 ((1 << 8) | W83667HG_A_GPIO2345_V)
#define W83667HG_A_GPIO4 ((2 << 8) | W83667HG_A_GPIO2345_V)
#define W83667HG_A_GPIO5 ((3 << 8) | W83667HG_A_GPIO2345_V)
#define W83667HG_A_GPIO6 ((1 << 8) | W83667HG_A_GPIO6789_V)
#define W83667HG_A_GPIO7 ((2 << 8) | W83667HG_A_GPIO6789_V)
#define W83667HG_A_GPIO8 ((3 << 8) | W83667HG_A_GPIO6789_V)
#define W83667HG_A_GPIO9 ((4 << 8) | W83667HG_A_GPIO6789_V)
#endif /* SUPERIO_WINBOND_W83667HG_A */
|
