1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2011 Christoph Grenz <christophg+cb@grenz-bonn.de>
* Copyright (C) 2013, 2016 secunet Security Networks AG
* Copyright (C) 2017 Tobias Diedrich <ranma+coreboot@tdiedrich.de>
* Copyright (C) 2018 Patrick Rudolph <siro@das-labor.org>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/*
* Include this file into a mainboard's DSDT _SB device tree and it will
* expose the NPCD378 SuperIO and some of its functionality.
*
* It allows the change of IO ports, IRQs and DMA settings on logical
* devices, disabling and reenabling logical devices.
*
* LDN State
* 0x2 SP1 Implemented, untested
* 0x5 KBCK Implemented, untested
*/
#undef SUPERIO_CHIP_NAME
#define SUPERIO_CHIP_NAME NPCD378
#include <superio/acpi/pnp.asl>
#undef PNP_DEFAULT_PSC
#define PNP_DEFAULT_PSC Return (0) /* no power management */
Device(SUPERIO_DEV) {
Name (_HID, EisaId("PNP0A05"))
Name (_STR, Unicode("Nuvoton NPCD378 Super I/O"))
Name (_UID, SUPERIO_UID(SUPERIO_DEV,))
/* SuperIO configuration ports */
OperationRegion (CREG, SystemIO, SUPERIO_PNP_BASE, 0x02)
Field (CREG, ByteAcc, NoLock, Preserve)
{
PNP_ADDR_REG, 8,
PNP_DATA_REG, 8,
}
IndexField (PNP_ADDR_REG, PNP_DATA_REG, ByteAcc, NoLock, Preserve)
{
Offset (0x07),
PNP_LOGICAL_DEVICE, 8, /* Logical device selector */
Offset (0x30),
PNP_DEVICE_ACTIVE, 1, /* Logical device activation */
ACT1, 1, /* Logical device activation */
ACT2, 1, /* Logical device activation */
ACT3, 1, /* Logical device activation */
ACT4, 1, /* Logical device activation */
ACT5, 1, /* Logical device activation */
ACT6, 1, /* Logical device activation */
ACT7, 1, /* Logical device activation */
Offset (0x60),
PNP_IO0_HIGH_BYTE, 8, /* First I/O port base - high byte */
PNP_IO0_LOW_BYTE, 8, /* First I/O port base - low byte */
Offset (0x62),
PNP_IO1_HIGH_BYTE, 8, /* Second I/O port base - high byte */
PNP_IO1_LOW_BYTE, 8, /* Second I/O port base - low byte */
Offset (0x64),
PNP_IO2_HIGH_BYTE, 8, /* Third I/O port base - high byte */
PNP_IO2_LOW_BYTE, 8, /* Third I/O port base - low byte */
Offset (0x70),
PNP_IRQ0, 8, /* First IRQ */
Offset (0x72),
PNP_IRQ1, 8, /* Second IRQ */
}
#undef PNP_ENTER_MAGIC_1ST
#undef PNP_ENTER_MAGIC_2ND
#undef PNP_ENTER_MAGIC_3RD
#undef PNP_ENTER_MAGIC_4TH
#undef PNP_EXIT_MAGIC_1ST
#undef PNP_EXIT_SPECIAL_REG
#undef PNP_EXIT_SPECIAL_VAL
#define PNP_ENTER_MAGIC_1ST 0x87
#define PNP_ENTER_MAGIC_2ND 0x87
#define PNP_EXIT_MAGIC_1ST 0xaa
#include <superio/acpi/pnp_config.asl>
#ifdef SUPERIO_SHOW_LPT
#undef SUPERIO_PNP_HID
#undef SUPERIO_PNP_LDN
#undef SUPERIO_PNP_DDN
#undef SUPERIO_PNP_PM_REG
#undef SUPERIO_PNP_PM_VAL
#undef SUPERIO_PNP_PM_LDN
#undef SUPERIO_PNP_IO0
#undef SUPERIO_PNP_IO1
#undef SUPERIO_PNP_IRQ0
#undef SUPERIO_PNP_IRQ1
#undef SUPERIO_PNP_DMA
#undef PNP_DEVICE_ACTIVE
#define PNP_DEVICE_ACTIVE ACT3
#define SUPERIO_PNP_LDN 1
#define SUPERIO_PNP_IO0 0x08, 0x08
#include <superio/acpi/pnp_generic.asl>
#endif
#ifdef SUPERIO_SHOW_SP1
#undef SUPERIO_UART_LDN
#undef SUPERIO_UART_DDN
#undef SUPERIO_UART_PM_REG
#undef SUPERIO_UART_PM_VAL
#undef SUPERIO_UART_PM_LDN
#define SUPERIO_UART_LDN 2
#include <superio/acpi/pnp_uart.asl>
#endif
#ifdef SUPERIO_SHOW_SP2
#undef SUPERIO_UART_LDN
#undef SUPERIO_UART_DDN
#undef SUPERIO_UART_PM_REG
#undef SUPERIO_UART_PM_VAL
#undef SUPERIO_UART_PM_LDN
#define SUPERIO_UART_LDN 3
#include <superio/acpi/pnp_uart.asl>
#endif
#ifdef SUPERIO_SHOW_KBC
#undef SUPERIO_KBC_LDN
#undef SUPERIO_KBC_PS2M
#undef SUPERIO_KBC_PS2LDN
#define SUPERIO_KBC_PS2LDN 5
#define SUPERIO_KBC_LDN 6
#include <superio/acpi/pnp_kbc.asl>
#endif
#ifdef SUPERIO_SHOW_GPIO
#undef SUPERIO_PNP_HID
#undef SUPERIO_PNP_LDN
#undef SUPERIO_PNP_DDN
#undef SUPERIO_PNP_PM_REG
#undef SUPERIO_PNP_PM_VAL
#undef SUPERIO_PNP_PM_LDN
#undef SUPERIO_PNP_IO0
#undef SUPERIO_PNP_IO1
#undef SUPERIO_PNP_IO2
#undef SUPERIO_PNP_IRQ0
#undef SUPERIO_PNP_IRQ1
#undef SUPERIO_PNP_DMA
#undef PNP_DEVICE_ACTIVE
#define PNP_DEVICE_ACTIVE ACT3
#define SUPERIO_PNP_LDN 8
#define SUPERIO_PNP_IO0 0x08, 0x08
#include <superio/acpi/pnp_generic.asl>
#endif
// generated by SSDT
External(SWB, IntObj)
External(SWL, IntObj)
OperationRegion (SWCR, SystemIO, SWB, SWL)
Field (SWCR, ByteAcc, NoLock, Preserve)
{
LEDC, 8,
SWCC, 8
}
// generated by SSDT
External(RNB, IntObj)
External(RNL, IntObj)
OperationRegion (RNTR, SystemIO, RNB, RNL)
Field (RNTR, ByteAcc, NoLock, Preserve)
{
GPES, 8,
GPEE, 8,
Offset (0x08),
GPS0, 8,
GPS1, 8,
GPS2, 8,
GPS3, 8,
GPE0, 8,
GPE1, 8,
GPE2, 8,
GPE3, 8
}
Name (MSFG, One)
Name (KBFG, One)
Name (PMFG, Zero) // Wake event backup
Method (_CRS, 0, Serialized)
{
Name (CRS, ResourceTemplate ()
{
FixedIO (SUPERIO_PNP_BASE, 0x02)
// filled below
FixedIO (0, 0, CRS1)
FixedIO (0, 0, CRS2)
})
CreateWordField (CRS, CRS1._BAS, TMP1)
Store(SWB, TMP1)
CreateByteField (CRS, CRS1._LEN, TMP2)
Store(SWL, TMP2)
CreateWordField (CRS, CRS2._BAS, TMP3)
Store(RNB, TMP3)
CreateByteField (CRS, CRS2._LEN, TMP4)
Store(RNL, TMP4)
/* Announce the used I/O ports to the OS */
Return (CRS)
}
#ifdef SUPERIO_SHOW_KBC
#if defined(SUPERIO_KBC_LDN)
#define _PS2_KB SUPERIO_ID(KBD, SUPERIO_KBC_LDN)
#else
#define _PS2_KB PS2K
#endif
Scope (_PS2_KB)
{
Method (_PSW, 1, NotSerialized)
{
KBFG = Arg0
}
Method (_PRW, 0, NotSerialized)
{
Return (Package (0x02) {0x08, 0x03})
}
}
#if defined(SUPERIO_KBC_PS2M)
#define _PS2_M SUPERIO_ID(PS2, SUPERIO_KBC_PS2M)
#elif defined(SUPERIO_KBC_PS2LDN)
#define _PS2_M SUPERIO_ID(PS2, SUPERIO_KBC_PS2LDN)
#else
#define _PS2_M PS2M
#endif
Scope (_PS2_M)
{
Method (_PSW, 1, NotSerialized)
{
MSFG = Arg0
}
Method (_PRW, 0, NotSerialized)
{
Return (Package (0x02) {0x08, 0x03})
}
}
Method (SIOH, 0, NotSerialized)
{
If ((PMFG & 0xE8))
{
Notify (_PS2_KB, 0x02)
}
If ((PMFG & 0x10))
{
Notify (_PS2_M, 0x02)
}
}
#else
Method (SIOH, 0, NotSerialized)
{
}
#endif
/* SuperIO sleep method */
Method (SIOS, 1, NotSerialized)
{
If ((0x05 != Arg0))
{
/* Set PS/2 powerstate in S3 */
If (KBFG)
{
GPE2 |= 0xE8
}
Else
{
GPE2 &= 0x17
}
If (MSFG)
{
GPE2 |= 0x10
}
Else
{
GPE2 &= 0xEF
}
/* Enable wake on GPE */
GPEE = One
If ((0x03 == Arg0))
{
/* green LED fading */
Local1 = LEDC
Local1 &= 0xE0
LEDC = (Local1 | 0x1C)
Local1 = SWCC
Local1 &= 0xBF
SWCC = (Local1 | 0x40)
}
}
GPE0 = 0x10
GPE1 = 0x20
}
/* SuperIO wake method */
Method (SIOW, 1, NotSerialized)
{
/* Store wake status */
PMFG = GPS2
/* Disable wake on GPE */
GPEE = Zero
GPE0 = Zero
GPE1 = Zero
/* green LED normal */
Local1 = LEDC
Local1 &= 0xE0
LEDC = (Local1 | 0x1E)
Local1 = SWCC
SWCC = (Local1 & 0xBF)
}
}
|
