1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2011 The ChromiumOS Authors. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <device/device.h>
#include <device/pnp.h>
#include <console/console.h>
#include <pc80/keyboard.h>
#include <arch/io.h>
#include <delay.h>
#include <superio/conf_mode.h>
#include <superio/hwm5_conf.h>
#include "chip.h" /* FIXME */
#include "it8772f.h"
/* FIXME: see if the common ITE environment controller code can be used here */
static void it8772f_extemp_force_idle_status(struct resource *res)
{
u8 reg;
int retries = 10;
/* Wait up to 10ms for non-busy state. */
while (retries > 0) {
reg = pnp_read_hwm5_index(res->base, IT8772F_EXTEMP_STATUS);
if ((reg & IT8772F_EXTEMP_STATUS_HOST_BUSY) == 0x0)
break;
retries--;
mdelay(1);
}
if (retries == 0 && (reg & IT8772F_EXTEMP_STATUS_HOST_BUSY) == 0x1) {
/*
* SIO is busy due to unfinished peci transaction.
* Re-configure Register 0x8E to terminate processes.
*/
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_CONTROL,
IT8772F_EXTEMP_CONTROL_AUTO_4HZ |
IT8772F_EXTEMP_CONTROL_AUTO_START);
}
}
/*
* Setup External Temperature to read via PECI into TMPINx register
*/
static void it8772f_enable_peci(struct resource *res, int tmpin)
{
if (tmpin < 1 || tmpin > 3)
return;
/* Enable PECI interface */
pnp_write_hwm5_index(res->base, IT8772F_INTERFACE_SELECT,
IT8772F_INTERFACE_SEL_PECI |
IT8772F_INTERFACE_SPEED_TOLERANCE);
/* Setup External Temperature using PECI GetTemp */
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_ADDRESS,
PECI_CLIENT_ADDRESS);
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_COMMAND,
PECI_GETTEMP_COMMAND);
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_WRITE_LENGTH,
PECI_GETTEMP_WRITE_LENGTH);
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_READ_LENGTH,
PECI_GETTEMP_READ_LENGTH);
pnp_write_hwm5_index(res->base, IT8772F_EXTEMP_CONTROL,
IT8772F_EXTEMP_CONTROL_AUTO_4HZ |
IT8772F_EXTEMP_CONTROL_AUTO_START);
/* External Temperature reported in TMPINx register */
pnp_write_hwm5_index(res->base, IT8772F_ADC_TEMP_CHANNEL_ENABLE,
(tmpin & 3) << 6);
}
/*
* Set up External Temperature to read via thermal diode/resistor
* into TMPINx register
*/
static void it8772f_enable_tmpin(struct resource *res, int tmpin,
enum thermal_mode mode)
{
u8 reg;
if (tmpin != 1 && tmpin != 2)
return;
reg = pnp_read_hwm5_index(res->base, IT8772F_ADC_TEMP_CHANNEL_ENABLE);
switch (mode) {
case THERMAL_DIODE:
/* Thermal Diode Mode */
pnp_write_hwm5_index(res->base, IT8772F_ADC_TEMP_CHANNEL_ENABLE,
reg | tmpin);
break;
case THERMAL_RESISTOR:
/* Thermal Resistor Mode */
pnp_write_hwm5_index(res->base, IT8772F_ADC_TEMP_CHANNEL_ENABLE,
reg | (tmpin << 3));
break;
default:
printk(BIOS_ERR, "Unsupported thermal mode 0x%x on TMPIN%d\n",
mode, tmpin);
return;
}
reg = pnp_read_hwm5_index(res->base, IT8772F_CONFIGURATION);
/* Enable the startup of monitoring operation */
pnp_write_hwm5_index(res->base, IT8772F_CONFIGURATION, reg | 0x01);
}
/*
* Setup a FAN PWM interface for software control
*/
static void it8772f_enable_fan(struct resource *res, int fan, u8 fan_speed)
{
u8 reg;
if (fan < 1 || fan > 3)
return;
/* Enable 6MHz (23.43kHz PWM) active high output */
reg = pnp_read_hwm5_index(res->base, IT8772F_FAN_CTL_MODE);
reg |= IT8772F_FAN_CTL_ON(fan) |
IT8772F_FAN_PWM_CLOCK_6MHZ |
IT8772F_FAN_CTL_POLARITY_HIGH;
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL_MODE, reg);
/* Enable output in smart mode */
reg = pnp_read_hwm5_index(res->base, IT8772F_FAN_MAIN_CTL);
reg |= IT8772F_FAN_MAIN_CTL_TAC_SMART(fan);
reg |= IT8772F_FAN_MAIN_CTL_TAC_EN(fan);
pnp_write_hwm5_index(res->base, IT8772F_FAN_MAIN_CTL, reg);
switch (fan) {
case 2:
/* Enable software operation */
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL2_PWM_MODE,
IT8772F_FAN_CTL_PWM_MODE_SOFTWARE);
/* Disable Smoothing */
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL2_AUTO_MODE,
IT8772F_FAN_CTL_AUTO_SMOOTHING_DIS);
/* Set a default fan speed */
if (fan_speed)
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL2_PWM_START,
fan_speed);
break;
case 3:
/* Enable software operation */
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL3_PWM_MODE,
IT8772F_FAN_CTL_PWM_MODE_SOFTWARE);
/* Disable Smoothing */
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL3_AUTO_MODE,
IT8772F_FAN_CTL_AUTO_SMOOTHING_DIS);
/* Set a default fan speed */
if (fan_speed)
pnp_write_hwm5_index(res->base, IT8772F_FAN_CTL3_PWM_START,
fan_speed);
break;
}
}
static void it8772f_init(struct device *dev)
{
struct superio_ite_it8772f_config *conf = dev->chip_info;
struct resource *res;
if (!dev->enabled)
return;
switch (dev->path.pnp.device) {
case IT8772F_EC:
res = find_resource(dev, PNP_IDX_IO0);
if (!res)
break;
/* Enable PECI if configured */
it8772f_enable_peci(res, conf->peci_tmpin);
/* Enable HWM if configured */
if (conf->tmpin1_mode != THERMAL_MODE_DISABLED)
it8772f_enable_tmpin(res, 1, conf->tmpin1_mode);
if (conf->tmpin2_mode != THERMAL_MODE_DISABLED)
it8772f_enable_tmpin(res, 2, conf->tmpin2_mode);
/* Enable FANx if configured */
if (conf->fan1_enable)
it8772f_enable_fan(res, 1, 0);
if (conf->fan2_enable)
it8772f_enable_fan(res, 2,
conf->fan2_speed ? conf->fan2_speed : 0x80);
if (conf->fan3_enable)
it8772f_enable_fan(res, 3,
conf->fan3_speed ? conf->fan3_speed : 0x80);
/*
* System may get wrong temperature data when SIO is in
* busy state. Therefore, check the status and terminate
* processes if needed.
*/
it8772f_extemp_force_idle_status(res);
break;
case IT8772F_GPIO:
/* Set GPIO output levels */
res = find_resource(dev, PNP_IDX_IO1);
if (res) {
if (conf->gpio_set1)
outb(conf->gpio_set1, res->base + 0);
if (conf->gpio_set2)
outb(conf->gpio_set2, res->base + 1);
if (conf->gpio_set3)
outb(conf->gpio_set3, res->base + 2);
if (conf->gpio_set4)
outb(conf->gpio_set4, res->base + 3);
if (conf->gpio_set5)
outb(conf->gpio_set5, res->base + 4);
if (conf->gpio_set6)
outb(conf->gpio_set6, res->base + 5);
}
break;
case IT8772F_KBCK:
if (!conf->skip_keyboard) {
set_kbc_ps2_mode();
pc_keyboard_init(NO_AUX_DEVICE);
}
break;
case IT8772F_KBCM:
break;
case IT8772F_IR:
break;
}
}
static struct device_operations ops = {
.read_resources = pnp_read_resources,
.set_resources = pnp_set_resources,
.enable_resources = pnp_enable_resources,
.enable = pnp_alt_enable,
.init = it8772f_init,
.ops_pnp_mode = &pnp_conf_mode_870155_aa,
};
static struct pnp_info pnp_dev_info[] = {
/* Floppy Disk Controller */
{ NULL, IT8772F_FDC, PNP_IO0 | PNP_IRQ0, 0x0ff8, },
/* Serial Port 1 */
{ NULL, IT8772F_SP1, PNP_IO0 | PNP_IRQ0, 0x0ff8, },
/* Environmental Controller */
{ NULL, IT8772F_EC, PNP_IO0 | PNP_IO1 | PNP_IRQ0 |
PNP_MSC4 | PNP_MSCA,
0x0ff8, 0x0ffc, },
/* KBC Keyboard */
{ NULL, IT8772F_KBCK, PNP_IO0 | PNP_IO1 | PNP_IRQ0,
0x0fff, 0x0fff, },
/* KBC Mouse */
{ NULL, IT8772F_KBCM, PNP_IRQ0, },
/* 27 GPIOs */
{ NULL, IT8772F_GPIO, PNP_IO0 | PNP_IO1,
0x0fff, 0x0ff8, },
/* Infrared */
{ NULL, IT8772F_IR, PNP_IO0 | PNP_IRQ0, 0x0ff8, },
};
static void enable_dev(struct device *dev)
{
pnp_enable_devices(dev, &ops, ARRAY_SIZE(pnp_dev_info), pnp_dev_info);
}
struct chip_operations superio_ite_it8772f_ops = {
CHIP_NAME("ITE IT8772F Super I/O")
.enable_dev = enable_dev,
};
|
