blob: b5469f20ee91c2cb22ea69ab67c0f170f9d8a9ec (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <device/cardbus.h>
#include "pci7420.h"
#include "chip.h"
static void pci7420_firewire_init(struct device *dev)
{
printk(BIOS_DEBUG, "TI PCI7420/7620 FireWire init\n");
#ifdef ODD_IRQ_FIXUP
/* This is a workaround for buggy kernels. This should
* probably be read from the device tree, but as long
* as only one mainboard is using this bridge it does
* not matter
*/
pci_write_config8(dev, PCI_INTERRUPT_PIN, INTC);
#endif
}
static struct device_operations ti_pci7420_firewire_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = pci7420_firewire_init,
};
static const struct pci_driver ti_pci7420_driver __pci_driver = {
.ops = &ti_pci7420_firewire_ops,
.vendor = 0x104c,
.device = 0x802e,
};
|
