1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/* This file is part of the coreboot project. */
/*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <console/console.h>
#include <device/cardbus.h>
#include "pci7420.h"
#include "chip.h"
#ifdef ODD_IRQ_FIXUP
static int cardbus_count = 0;
#endif
static void pci7420_cardbus_init(struct device *dev)
{
u8 reg8;
u16 reg16;
u32 reg32;
struct southbridge_ti_pci7420_config *config = dev->chip_info;
int smartcard_enabled = 0;
printk(BIOS_DEBUG, "TI PCI7420/7620 init\n");
if (!config) {
printk(BIOS_DEBUG, "PCI7420: No configuration found.\n");
} else {
smartcard_enabled = config->smartcard_enabled;
}
reg32 = pci_read_config32(dev, SYSCTL);
reg32 |= RIMUX;
pci_write_config32(dev, SYSCTL, reg32);
/* Enable SPKROUT */
reg8 = pci_read_config8(dev, CARDCTL);
reg8 |= SPKROUTEN;
pci_write_config8(dev, CARDCTL, reg8);
/* Power switch select and FM disable */
reg16 = pci_read_config16(dev, GENCTL);
reg16 |= P12V_SW_SEL; // 12V capable power switch
if (smartcard_enabled == 0)
reg16 |= DISABLE_FM;
pci_write_config16(dev, GENCTL, reg16);
/* Multifunction routing status */
pci_write_config32(dev, MFUNC, 0x018a1b22);
#ifdef ODD_IRQ_FIXUP
/* This is a workaround for buggy kernels. This should
* probably be read from the device tree, but as long
* as only one mainboard is using this bridge it does
* not matter.
*
* Basically what we do here is assign INTA to the first
* cardbus controller, and INTB to the second one. We know
* there are only two of them.
*/
pci_write_config8(dev, PCI_INTERRUPT_PIN, cardbus_count);
cardbus_count++;
#endif
}
static void pci7420_cardbus_read_resources(struct device *dev)
{
cardbus_read_resources(dev);
}
static void pci7420_cardbus_set_resources(struct device *dev)
{
printk(BIOS_DEBUG, "%s In set resources\n",dev_path(dev));
pci_dev_set_resources(dev);
printk(BIOS_DEBUG, "%s done set resources\n",dev_path(dev));
}
static struct device_operations ti_pci7420_ops = {
.read_resources = pci7420_cardbus_read_resources,
.set_resources = pci7420_cardbus_set_resources,
.enable_resources = cardbus_enable_resources,
.init = pci7420_cardbus_init,
.scan_bus = pci_scan_bridge,
};
static const struct pci_driver ti_pci7420_driver __pci_driver = {
.ops = &ti_pci7420_ops,
.vendor = 0x104c,
.device = 0xac8e,
};
static const struct pci_driver ti_pci7620_driver __pci_driver = {
.ops = &ti_pci7420_ops,
.vendor = 0x104c,
.device = 0xac8d,
};
struct chip_operations southbridge_ti_pci7420_ops = {
CHIP_NAME("Texas Instruments PCI7420/7620 Cardbus Controller")
};
|
