blob: 71fff026856f530cbcbe4dea306ece5a77217311 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
ifeq ($(CONFIG_SOUTHBRIDGE_SIS_SIS966),y)
ramstage-y += sis761.c
ramstage-y += sis966.c
ramstage-y += lpc.c
ramstage-y += ide.c
ramstage-y += usb.c
ramstage-y += usb2.c
ramstage-y += nic.c
ramstage-y += sata.c
ramstage-y += pcie.c
ramstage-y += aza.c
ramstage-y += reset.c
romstage-$(CONFIG_USBDEBUG_IN_ROMSTAGE) += enable_usbdebug.c
ramstage-$(CONFIG_USBDEBUG) += enable_usbdebug.c
chipset_bootblock_inc += $(src)/southbridge/sis/sis966/romstrap.inc
bootblock-y += romstrap.ld
endif
|
