blob: 6d42cc1e3f3f61023f89ce28e3ffb20bac63abcf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/* This file is part of the coreboot project. */
/*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef SOUTHBRIDGE_INTEL_I82371EB_CHIP_H
#define SOUTHBRIDGE_INTEL_I82371EB_CHIP_H
#include <device/device.h>
struct southbridge_intel_i82371eb_config {
int ide0_enable:1;
int ide0_drive0_udma33_enable:1;
int ide0_drive1_udma33_enable:1;
int ide1_enable:1;
int ide1_drive0_udma33_enable:1;
int ide1_drive1_udma33_enable:1;
int ide_legacy_enable:1;
int usb_enable:1;
int gpo22_enable:1; /* GPO22/GPO23 (1) vs. XDIR#/XOE# (0) */
int gpo22:1;
int gpo23:1;
/* acpi */
u32 gpo; /* gpio output default */
u8 lid_polarity;
u8 thrm_polarity;
};
#endif /* SOUTHBRIDGE_INTEL_I82371EB_CHIP_H */
|
