1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2010 Advanced Micro Devices, Inc.
* Copyright (C) 2015 Timothy Pearson <tpearson@raptorengineeringinc.com>, Raptor Engineering
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc.
*/
#include <console/console.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ids.h>
#include <device/pci_ops.h>
#include <arch/ioapic.h>
#include "sr5650.h"
/* Table 6-6 Recommended Interrupt Routing Configuration */
typedef struct _apic_device_info {
u8 group;
u8 swizzle;
u8 pin;
} apic_device_info;
#define ABCD 0
#define BCDA 1
#define CDAB 2
#define DABC 3
static const apic_device_info default_apic_device_info_t [] = {
/* Group Swizzling Port Int Pin */
[0] = {0, 0, 31}, /* HT */
[1] = {0, 0, 31}, /* IOMMU */
[2] = {0, ABCD, 28}, /* Dev2 Grp0 [Int - 0..3] */
[3] = {1, ABCD, 28}, /* Dev3 Grp1 [Int - 4..7] */
[4] = {5, ABCD, 28}, /* Dev4 Grp5 [Int - 20..23] */
[5] = {5, CDAB, 28}, /* Dev5 Grp5 [Int - 20..23] */
[6] = {6, BCDA, 29}, /* Dev6 Grp6 [Int - 24..27] */
[7] = {6, CDAB, 29}, /* Dev7 Grp6 [Int - 24..27] */
[8] = {0, 0, 0 }, /* Reserved */
[9] = {6, ABCD, 29}, /* Dev9 Grp6 [Int - 24..27] */
[10] = {5, BCDA, 30}, /* Dev10 Grp5 [Int - 20..23] */
[11] = {2, ABCD, 30}, /* Dev11 Grp2 [Int - 8..11] */
[12] = {3, ABCD, 30}, /* Dev12 Grp3 [Int - 12..15] */
[13] = {4, ABCD, 30} /* Dev13 Grp4 [Int - 16..19] */
};
/* These define names are common, so undefine them to avoid potential issues in other code */
#undef ABCD
#undef BCDA
#undef CDAB
#undef DABC
/* Init APIC of sr5690 */
static void sr5690_apic_init(struct device *dev)
{
u32 dword;
const apic_device_info *entry = default_apic_device_info_t;
/* rpr6.2.(2). Write to the IOAPIC Features Enable register */
pci_write_config32(dev, 0xF8, 0x0);
pci_write_config32(dev, 0xFC, 0x1F);
/* rpr6.2.(3). Write to the remaining interrupt routing registers */
/* IOAPICCMISCIND:0x3, group & swizzle of Dev 2,3,4,5 */
dword = (entry[2].group | entry[2].swizzle << 4) << 0 |
(entry[3].group | entry[3].swizzle << 4) << 8 |
(entry[4].group | entry[4].swizzle << 4) << 16 |
(entry[5].group | entry[5].swizzle << 4) << 24;
pci_write_config32(dev, 0xF8, 0x3);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x4, group & swizzle of Dev 6,7,9,10 */
dword = (entry[6].group | entry[6].swizzle << 4) << 0 |
(entry[7].group | entry[7].swizzle << 4) << 8 |
(entry[9].group | entry[9].swizzle << 4) << 16 |
(entry[10].group | entry[10].swizzle << 4) << 24;
pci_write_config32(dev, 0xF8, 0x4);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x5, group & swizzle of Dev 11,12,13 */
dword = (entry[11].group | entry[11].swizzle << 4) << 0 |
(entry[12].group | entry[12].swizzle << 4) << 8 |
(entry[13].group | entry[13].swizzle << 4) << 16;
pci_write_config32(dev, 0xF8, 0x5);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x6, pin map of dev 2,3,4,5 */
dword = entry[2].pin |
entry[3].pin << 8 |
entry[4].pin << 16|
entry[5].pin << 24;
pci_write_config32(dev, 0xF8, 0x6);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x7, pin map of dev 6,7,8,9 */
dword = entry[6].pin |
entry[7].pin << 8 |
entry[8].pin << 16|
entry[9].pin << 24;
pci_write_config32(dev, 0xF8, 0x7);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x8, pin map of dev 10,11,12,13 */
dword = entry[10].pin |
entry[11].pin << 8 |
entry[12].pin << 16|
entry[13].pin << 24;
pci_write_config32(dev, 0xF8, 0x8);
pci_write_config32(dev, 0xFC, dword);
/* IOAPICCMISCIND:0x9, pin map of ht, iommu */
dword = entry[0].pin | entry[1].pin << 8;
pci_write_config32(dev, 0xF8, 0x9);
pci_write_config32(dev, 0xFC, dword);
pci_write_config32(dev, 0xF8, 0x1);
dword = pci_read_config32(dev, 0xFC) & 0xfffffff0;
/* TODO: On SR56x0/SP5100 board, the IOAPIC on SR56x0 is the
* 2nd one. We need to check if it also is on your board. */
setup_ioapic((void *)dword, 1);
}
static void pcie_init(struct device *dev)
{
/* Enable pci error detecting */
u32 dword;
printk(BIOS_INFO, "pcie_init in sr5650_ht.c\n");
/* System error enable */
dword = pci_read_config32(dev, 0x04);
dword |= (1 << 8); /* System error enable */
dword |= (1 << 30); /* Clear possible errors */
pci_write_config32(dev, 0x04, dword);
/*
* 1 is APIC enable
* 18 is enable nb to accept A4 interrupt request from SB.
*/
dword = pci_read_config32(dev, 0x4C);
dword |= 1 << 1 | 1 << 18; /* Clear possible errors */
pci_write_config32(dev, 0x4C, dword);
sr5690_apic_init(dev);
}
static void sr5690_read_resource(struct device *dev)
{
pci_dev_read_resources(dev);
/* rpr6.2.(1). Write the Base Address Register (BAR) */
pci_write_config32(dev, 0xF8, 0x1); /* set IOAPIC's index as 1 and make sure no one changes it. */
pci_get_resource(dev, 0xFC); /* APIC located in sr5690 */
compact_resources(dev);
}
/* If IOAPIC's index changes, we should replace the pci_dev_set_resource(). */
static void sr5690_set_resources(struct device *dev)
{
pci_write_config32(dev, 0xF8, 0x1); /* set IOAPIC's index as 1 and make sure no one changes it. */
pci_dev_set_resources(dev);
}
static struct pci_operations lops_pci = {
.set_subsystem = pci_dev_set_subsystem,
};
static struct device_operations ht_ops = {
.read_resources = sr5690_read_resource,
.set_resources = sr5690_set_resources,
.enable_resources = pci_dev_enable_resources,
.init = pcie_init,
.scan_bus = 0,
.ops_pci = &lops_pci,
};
static const struct pci_driver ht_driver_sr5690 __pci_driver = {
.ops = &ht_ops,
.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_AMD_SR5690_HT,
};
static const struct pci_driver ht_driver_sr5670 __pci_driver = {
.ops = &ht_ops,
.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_AMD_SR5670_HT,
};
static const struct pci_driver ht_driver_sr5650 __pci_driver = {
.ops = &ht_ops,
.vendor = PCI_VENDOR_ID_ATI,
.device = PCI_DEVICE_ID_AMD_SR5650_HT,
};
|
