1 2 3 4 5 6 7 8 9
ifeq ($(CONFIG_SOC_UCB_RISCV),y) romstage-y += cbmem.c ramstage-y += cbmem.c ramstage-y += chip.c endif