index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
ucb
/
riscv
/
Makefile.inc
blob: 1072a2b32ec96feec4ee374bb8caca6f636b0330 (
plain
)
1
2
3
4
5
6
ifeq ($(CONFIG_SOC_UCB_RISCV),y) romstage-y += cbmem.c ramstage-y += cbmem.c endif
