blob: 042febe7e53e76f7574e7a806eb0fe2b360db6a7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <memlayout.h>
#include <arch/header.ld>
SECTIONS
{
SRAM_START(0x402f0400)
BOOTBLOCK(0x402f0400, 20K)
FMAP_CACHE(0x402f0400+20K, 2K)
CBFS_MCACHE(0x402f0400+20K+2K, 8K)
TTB(0x402F8000, 16K)
ROMSTAGE(0x402F8000+16K, 40K)
STACK(0x4030be00, 4K)
SRAM_END(0x40310000)
DRAM_START(0x80000000)
RAMSTAGE(0x80200000, 192K)
#ifdef OMAP_HEADER
.header : {
*(.header);
} : to_load
/DISCARD/ : {
*(*)
}
#endif
}
|
